

VITAM-9XXA Series

15", 15.6", 17", 19", 21.5", and 23.8" 6th Generation IP66/IP69K Stainless Steel Panel PC

User Manual

Release Date Revision

Jan. 2018 V1.3

© 2018 Aplex Technology, Inc. All Rights Reserved. Published in Taiwan Aplex Technology, Inc.

15F-1, No.186, Jian Yi Road, Zhonghe District, New Taipei City 235, Taiwan

Tel: 886-2-82262881 Fax: 886-2-82262883 URL: http://www.aplextec.com/zh/home.php

Revision History

| Reversion | Date | Description |
|-----------|------------|--|
| 1.0 | 2017/10/11 | Official Version |
| 1.1 | 2017/11/07 | Add UPS battery |
| 1.2 | 2018/01/29 | Modify OS status/High brightness description |
| 1.3 | 2018/11/01 | Modify Operating temperature |

1

Warning!

This equipment generates, uses and can radiate radio frequency energy and if not installed and used in accordance with the instructions manual, it may cause interference to radio communications. It has been tested and found to comply with the limits for a Class A computing device pursuant to FCC Rules, which are designed to provide reasonable protection against such interference when operated in a commercial environment. Operation of this equipment in a residential area is likely to cause interference in which case the user at his own expense will be required to take whatever measures may be required to correct the interference.

Electric Shock Hazard – Do not operate the machine with its back cover removed. There are dangerous high voltages inside.

Caution

Risk of explosion if the battery is replaced with an incorrect type. Batteries should be recycled where possible. Disposal of used batteries must be in accordance with local environmental regulations.

Disclaimer

This information in this document is subject to change without notice. In no event shall Aplex Technology Inc. be liable for damages of any kind, whether incidental or consequential, arising from either the use or misuse of information in this document or in any related materials.

Packing List

| Accessories (as ticked) included in this package are: | | |
|---|-------------------|--|
| | | |
| ☐ Adaptor | | |
| | | |
| ☐ Driver & manual CD disc | | |
| | | |
| ☐ Other | _(please specify) | |
| | | |
| | | |

Safety Precautions

Follow the messages below to prevent your systems from damage:

- ◆ Avoid your system from static electricity on all occasions.
- ◆ Prevent electric shock. Don't touch any components of this card when the card is power-on. Always disconnect power when the system is not in use.
- ◆ Disconnect power when you change any hardware devices. For instance, when you connect a jumper or install any cards, a surge of power may damage the electronic components or the whole system.

Table of Contents

| Revision H | History | 1 |
|---------------|---|------------------------|
| Warning!/ | Caution/Disclaimer | 2 |
| Packing Li | st | 3 |
| Safety Pre | ecautions | 4 |
| <u>Chapte</u> | er 1 | Getting Started |
| 1 | .1 Features | 7 |
| 1 | .2 Specifications | 7 |
| 1 | .3 Dimensions | 11 |
| 1 | .4 Brief Description of VITAM-9XXA Series | 14 |
| 1 | .5 Yoke Mounting and VESA Mounting | 15 |
| Chapte | er 2 | <u> Hardware</u> |
| 2 | .1 Motherboard Introduction | 16 |
| | .2 Specifications | |
| | .3 Jumpers and Connectors Location | |
| | .4 Jumpers Setting and Connectors | |
| Chapte | er 3 | BIOS Setup |
| 3 | .1 Operations after POST Screen | 58 |
| | .2 BIOS Setup Utility | |
| | .3 Main Settings | |
| | .4 Advanced Settings | |
| | .5 Chipset Settings | |
| | .6 Security Settings | |
| | .7 Boot Settings | |
| | .8 Save & Exit Settings | |
| Chapte | er 4 Instal | lation of Drivers |
| | .1 Intel H170 Chipset | |
| | .2 Intel® HD Graphics 530 Chipset | |
| | .3 Realtek ALC662 HD Audio Driver Installat | |
| | .4 Intel® Management Engine Interface | |
| | .5 DPTF Driver | |

| Chapter 5 | Touch Screen Installation |
|-----------------------------------|--------------------------------------|
| | ersal Driver Installation115 |
| 5.2 Software Function | 119 |
| Figures | |
| Figure 1.1: Dimensions of VITAM | -915AP/R/G(H)11 |
| Figure 1.2: Dimensions of VITAM | -916AP/R/G(H)11 |
| | -917AP/R/G(H)12 |
| Figure 1.4: Dimensions of VITAM | -919AP/R/G(H)12 |
| Figure 1.5: Dimensions of VITAM | I-921AP/R/G(H)13 |
| Figure 1.6: Dimensions of VITAM | -924AP/G(H)13 |
| | on/off Button of VITAM-9XXA Serie.14 |
| Figure 1.8: Rear View of VITAM- | 9XXA Series14 |
| Figure 1.9: Yoke Mounting of VITA | AM-9XXA Series15 |
| Figure 1.10: VESA Mounting of V | ITAM-9XXA Series15 |
| Figure 2.1: Motherboard Dimens | sions19 |
| Figure 2.2: Jumpers and Connect | ors Location-Board Top20 |
| Figure 2.3: Jumpers and Connector | ors Location-Board Bottom20 |

Chapter 1

Getting Started

1.1 Features

- 15"/15.6"/17"/19"/21.5"/23.8" New Gen. stainless steel panel PC
- 6th generation Intel Core i3-6100U/i5-6300U onboard processor
- True flat front bezel design and grade 304 stainless steel enclosure (grade 316 for option)
- IP66/IP69K rated with M12 connectors
- Support resistive touch, projected capacitive touch, and glass
- Touch on/off button on the side edge for hygienic cleaning
- Support ergonomic versatile mounting: Yoke mounting, VESA mounting, and Swing arm mounting.

1.2 Specifications

| | VITAM-915 AP/R/G/(H) | VITAM-916 AP/R/G/(H) | VITAM-917 AP/R/G/(H) | VITAM-919 AP/R/G/(H) | VITAM-921 AP/R/G/(H) | VITAM-924 AP/G/(H) |
|-----------------------|-------------------------|-------------------------|-------------------------|-------------------------|---------------------------------|-----------------------|
| System | | | | | | |
| CPU | | Intel Core | e i5-6300U Prod | essor(3M Cache | e,2.30 GHz) | |
| | | Intel Core | e i3-6100U Proc | essor(3M Cache | ,2.30 GHz) | |
| Chipset | | | 9 | SoC | | |
| Memory | | 1 x 260- | oin SO-DIMM u | p to 16GB DDR4 | 2133MHz | |
| RFID Module | | RFID n | nodule design o | n the front side | (option) | |
| Outside IO Port – Sta | ndard M12 I/O | Connector on th | ne Rear Side | | | |
| USB | 1 | x M12 for 2 x USB | 2.0 | | | |
| | | USB1/2: | | | | |
| | C | CN1 Pin Defi | ne | - | | |
| | | 1 USB1 5 | V | | 8-2 | 8f |
| | | 3 D1- | | 3 | 8 6 | 7 |
| | | 4 D1+ | | | | <i>r</i> |
| | | 7 GND | | | 4-5 | 3 |
| | | 2 USB2 5 | V | | Pin Assignment Front View 正视 | |
| | | 5 D2- | | | | |
| | | 6 D2+ | | | | |

8

GND

| Serial/Parallel | 1 x M12 for RS-23 | 2/422/485, Def | Fault RS-232 | |
|------------------------|----------------------|----------------|---|--|
| | | Pin Define | | |
| | 1 | DCD | | |
| | 2 | RXD | 8 2 1 | |
| | 3 | TXD | 3 7 | |
| | 4 | DTR | | |
| | 5 | GND | 4-6 | |
| | 6 | DSR | Pin Assignments Front View 正視圖 | |
| | 7 | RTS | | |
| | 8 | CTS | | |
| LAN | 1 x f | M12 for LAN | | |
| | | LAN: | | |
| | | Pin Define | 2 | |
| | 2 | LAN1_0+ | 8 2 | |
| | 1 | LAN1_0- | 3 7 | |
| | 4 | LAN1_1+ | | |
| | 3 | LAN1_1- | 5 | |
| | 6 | LAN1_2+ | Pin Assignments Front View 正視圖 | |
| | 5 | LAN1_2- | | |
| | 8 | LAN1_3+ | | |
| | 7 | LAN1_3- | | |
| Power | 1 x DC power input | | 12 connector | |
| | l | Pin Define | | |
| | l | NC VCC | | |
| | l | GND | | |
| | | | Pin Assignments | |
| | | | Front View | |
| Others | | 1 x Touch o | n/off button on the right side (Default off) | |
| Option I/O Port (Eithe | | | | |
| | 2 x optional blank N | M12 connec | tors with waterproof cap for selecting two from the following | |
| | options: | | | |
| | | | 2 x USB 2.0 | |

| | | | | LICD 2 O | | |
|------------------------|-----------------|-------------------------|------------------|------------------|-------------------|--------------|
| Option | | 1 x USB 3.0 | | | | |
| | | 1 x LAN 1 x COM Port | | | | |
| | | 1 : | | 53CAN1/TB-553 | CAN2 | |
| | | - | | -528E1U2UPOE | | |
| Storage Space | | | | 0-00-0 | | |
| Storage | | | 1 x 2.5" HD | D/SSD Space | | |
| | | | | slot on board | | |
| Expansion | | | 2 / 1110/ 11/11 | | | |
| Expansion Slot | | 1 x Mini PCIe slo | t for WIFI/BT a | nd Antenna at r | ear side (option) | |
| UPS | | UPS k | pattery (not ava | ailable for 10", | 12.1") | |
| Display – Standard LC | D | | | | | |
| Display Type | 15" TFT LCD | 15.6" TFT LCD | 17" TFT LCD | 19" TFT LCD | 21.5" TFT LCD | 23.8" TFT |
| | | | | | | LCD |
| Max. Resolution | 1024 x 768 | 1366 x 768 | 1280 x 1024 | 1280 x 1024 | 1920 x 1080 | 1920 x 1080 |
| Max. Color | 16.7M | 16.7M | 16.7M | 16.7M | 16.7M | 16.7M |
| Luminance (cd/m²) | 420 | 300 | 350 | 350 | 300 | 250 |
| Contrast Ratio | 800:1 | 500:1 | 1000:1 | 1000:1 | 3000:1 | 3000 : 1 |
| Viewing Angle | 160(H)/ | 160(H)/ | 170(H)/ | 170(H)/ | 178(H)/ | 178(H)/ |
| | 160(V) | 160(V) | 170(V) | 165(V) | 178(V) | 178(V) |
| Backlight Lifetime | 50,000hrs | 50,000hrs | 50,000hrs | 50,000hrs | 50,000hrs | 30,000 hrs |
| Option | | | Optical | bonding | | |
| Display – High Brightr | ness LCD (optio | n) | | | | |
| Display Type | 15" TFT LCD | 15.6" TFT LCD | 17" TFT LCD | 19" TFT LCD | 21.5" TFT LCD | 23.8"TFT LCD |
| Max. Resolution | 1024 x 768 | 1366x768 | 1280 x1024 | 1280 x1024 | 1920x1080 | 1920x1080 |
| Max. Color | 262K | 16.7M | 16.7M | 16.7M | 16.7M | 16.7M |
| Luminance (cd/m²) | 1000 | 1000 | 1000 | 1000 | 1000 | 1000 |
| Contrast Ratio | 800:1 | 500:1 | 1000:1 | 1000:1 | 3000:1 | 5000:1 |
| Viewing Angle | 160(H)/ | 160(H)/ | 170(H)/ | 170(H)/ | 178(H)/ | 178(H)/ |
| | 150(V) | 160(V) | 160(V) | 160(V) | 178(V) | 178(V) |
| Backlight Lifetime | 30,000hrs | 50,000hrs | 50,000hrs | 50,000hrs | 50,000hrs | 50,000hrs |
| Option | Optical bonding | | | | | |
| Touch Screen | | | | | | |
| Туре | | Resistive touch | window (for R | model) (not ava | ilable for 23.8") | |
| | | Projecte | d capacitive to | uch screen (for | P model) | |

| Interface | USB | | | | | |
|---------------------|--|--|------------------|--------------------|-----------------|-------------|
| Light Transmission | Resistive touch window: over 80% | | | | | |
| | | Projec | ted capacitive t | touch screen: ov | er 90% | |
| Glass Type | | | | | | |
| Туре | | | , | AR | | |
| Light Transmission | | | Ove | r 90% | | |
| Power | | | | | | |
| Power Input | | | DC 9 | 9~36V | | |
| Power Consumption | MAX:TBD | MAX:TBD | MAX:TBD | MAX:TBD | MAX:TBD | MAX:53W |
| | (915AR) | (916AR) | (917AR) | (919AR) | (921AR) | (924AP) |
| | MAX:34.8W | MAX:49.1W | MAX:49.4W | MAX:49.3W | MAX:43.3W | |
| | (915AP) | (916AP) | (917AP) | (919AP) | (921AP) | |
| Mechanical | | | | | | |
| Color | | 304 | Stainless stee | l enclosure (defa | ult) | |
| | | 316 | 5 Stainless stee | l enclosure (opti | on) | |
| Construction | Stainless steel enclosure | | | | | |
| Mounting | VE | SA mount 75 x 7 | '5, | VESA mount 1 | .00 x 100, Yoke | VESA mount |
| | | Yoke mount | | mo | ount | 200 x 100, |
| | | Yoke mount | | | | |
| IP Rating | | | IP66 | /IP69K | | |
| Dimension (mm) | 399 x 324 x | 440 x 290 x | 432 x 358 x | 470 x 388.6 x | 571 x 362 x | 656 x 423 x |
| | 53 | 55 | 55.3 | 60 | 55 | 53 |
| Net Weight | 7.1 Kg | 7 Kg | 8.2 Kg | 9.5 Kg | 10 Kg | 12.6 Kg |
| Environmental | | | | | | |
| Operating | 0~50°C | 0~50°C | 0~50°C | 0~50°C | 0~50°C | 0~50°C |
| temperature | | | | | 0~40°C(For | |
| | | | | | High Bright | |
| | | | | | model) | |
| Storage temperature | | | -30′ | ~70°C | | |
| Storage humidity | 10 to 90% @ 40°C, non- condensing | | | | | |
| Certification | Meet CE / FCC Class A | | | | | |
| Operating System | Windows 7 Embedded Enterprise for 64 bits, | | | | | |
| Support | Windows Embedded Standard 7 for 64 bits, | | | | | |
| | | Win | dows Embedde | ed 8.1 Pro for 64 | bits, | |
| | | Windows Embedded 8.1 Industry Pro for 64 bits, | | | | |
| | | | | T only for 64 bits | | |

1.3 Dimensions




Figure 1.1: Dimensions of VITAM-915AP/R/G(H)




Figure 1.2: Dimensions of VITAM-916AP/R/G(H)




Figure 1.3: Dimensions of VITAM-917AP/R/G(H)




Figure 1.4: Dimensions of VITAM-919AP/R/G(H)




Figure 1.5: Dimensions of VITAM-921AP/R/G(H)




Figure 1.6: Dimensions of VITAM-924AP/G(H)

1.4 Brief Description of VITAM-9XXA Series

There are 15", 15.6", 17", 19", 21.5", and 24" new generation adopt the SUS304 grade stainless steel housing (SUS316 grade for option) panel PC in VITAM-9XXA series, which comes with 100% dust and waterproof guarantee, and the all-in-one fanless design. It is powered by 6th Gen. Intel Core i3-6100U/i5-6300U processor onboard, 1 x 260-pin SO-DIMM up to 16GB DDR4L 2133MHz memory, and 1 x 2.5" HDD/SSD space for storage. VITAM-9XXA series is wide range DC 9~36V power input and IP66/IP69K rated with M12 connectors. Furthermore, the models support resistive touch, projected capacitive touch, and glass for option, and can be high brightness LCD and optical bonding designed for option. It supports touch on/off button on the side edge for hygienic cleaning and ergonomic versatile mounting: Yoke mounting and space-saving VESA mounting.




Figure 1.7: Front View and Touch on/off Button of VITAM-9XXA Series



Figure 1.8: Rear View of VITAM-9XXA Series

1.5 Yoke Mounting and VESA Mounting

The VITAM-9XXA Series model can be Yoke mounted and VESA mounted as shown in Picture below.



Figure 1.9: Yoke mounting of VITAM-9XXA Series



Figure 1.10: VESA mounting of VITAM-9XXA Series

Chapter 2

Hardware

2.1 Motherboard Introduction

SBC-7114 is a 4" industrial motherboard developed on the basis of Intel Skylake-U Processor, which provides abundant peripheral interfaces to meet the needs of different customers. Also, it features dual GbE ports, 6-COM ports and one mSATA configuration, one HDMI/DP port, one eDP port, one LVDS interface. To satisfy the special needs of high-end customers, CN1 and CN2 and CN3 richer extension functions. The product is widely used in various sectors of industrial control.

2.2 Specifications

| Specifications | |
|----------------|---|
| Board Size | 170mm x 113mm |
| CPU Support | Intel® Core™ i3-6100U /2.30GHz (onboard) Intel® Core™ /i5-6300U /2.40 up to 3.00GHz (option) |

| | Intel® Core™ /i7-6600U /2.60 up to 3.40GHz (option) |
|-----------------------|---|
| Chipset | SOC |
| Memory Support | 1x SO-DIMM (260pins), up to 16GB DDR4 2133MHz FSB |
| Graphics | Intel® HD Graphics 520 |
| Display Mode | 1 x HDMI or DP Port (2 in 1) 1 x LVDS (18/24-bit dual LVDS) 1 x eDP DF13-40P for EDP1 (option) |
| Support Resolution | Up to 4096 x 2304 for HDMI Up to 1920 x 1200 for LVDS (PS8625) Up to 4096 x 2304 for eDP |
| Dual Display | HDMI/DP + LVDS HDMI/DP + eDP1 (option) LVDS + eDP1 (option) HDMI/DP + LVDS + eDP1 (option) |
| Super I/O | Nuvoton NCT6106D |
| BIOS | AMI/UEFI |
| Storage | 1 x SATAIII Connector (7P) 1 x SATAIII Connector (7P+15P) 1 x MSATA Connector (MPCIE or MSATA, Default: MSATA) |
| Ethernet | 2 x PCle Gbe LAN by Intel 82574L |
| USB | 2 x USB 3.0 (type A)stack ports (USB3) (USB3.0:USB3-1/USB3-2,USB2.0:USB1/USB2) 2 x USB 2.0 Pin header for CN3 (USB3/USB4) 2 x USB 3.0/USB2.0 Pin header for CN3 (PCIe 1x or USB3.0, option) 1 x USB 2.0 Pin header for CN2 (USB5) 1 x USB 2.0 Pin header for CN1 (USB7 or Touch, option) 1 x USB 2.0 Pin header for EDP1 (USB7 or Touch, option) 1 x USB 2.0 for MPCIE1 (USB6) |
| Serial | 1 x RS232/RS422/RS485 port, DB9 connector for external (COM1) Pin 9 w/5V/12V/Ring select 1 x RS232 port, DB9 connector for external (COM2) Pin 9 w/5V/12V/Ring select 2 x UART for CN3 (COM3,COM4) 1 x RS422/485 header for CN2 (NCT6106D /COM5) |

| 1 | |
|--------------------------------|--|
| | 1 x RS422/485 header for CN2 (NCT6106D /COM6) |
| Digital I/O | 8-bit digital I/O by Pin header (CN2) 4-bit digital Input 4-bit digital Output 4-bit digital I/O by Pin header (CN3) 2-bit digital Input 2-bit digital Output |
| Battery | Support CR2477 Li battery by 2-pin header (BAT3/CMOS) |
| Smart battery | 1 x Smart battery Support 3 Serial Li battery by 10-pin header (BAT2) |
| Audio | Support Audio via Realtek ALC269Q HD audio codec Support Line-out by JACK (LINE_OUT1) Support Line-in, Line-out, MIC by 2x6-pin header(AUDI02) Support a stereo Class-D Speaker Amplifier with 2 watt per channel output power, by 1x4-pin header (SPK1) |
| Keyboard /Mouse | 1 x PS2 keyboard/mouse by box pin header (CN3) |
| Expansion Bus | 1 x mini-PCI-express slot (option) 1 x PCI-express for CN3 2 x PCI-express for CN3 (PCIe 1x or USB3.0, Default: PCIe 1x) |
| Touch Ctrl | 1 x Touch ctrl header for TCH1(USB10) |
| Power Management | Wide Range DC9V~36V input 1 x 3-pin power input connector |
| Switches and LED Indicators | 1 x Power on/off switch (P_SW1/BT2/CN2/CN3) 1 x Reset (CN2) 1 x HDD LED status (CN2) 1 x Power LED status (CN1) 1 x Buzzer |
| External I/O port | 2 x COM Ports (COM1/COM2) 2 x USB 3.0 Ports (stack) 2 x RJ45 GbE LAN Ports 1 x HDMI/DP Port 1 x Audio Jack (Line out) |

| Temperature | Operating: -20°C to 70°C Storage: -40°C to 85°C |
|----------------------|--|
| Humidity | 10% - 90%, non-condensing, operating |
| Power Consumption | 12V/3A(Intel i3-6100U 2.30 GHz Processor with 16GB DDR4/HDD) |
| EMI/EMS | Meet CE/FCC class A |




Figure 2.1: Motherboard Dimensions

2.3 Jumpers and Connectors Location




Figure 2.2: Jumpers and Connectors Location- Board Top




Figure 2.3: Jumpers and Connectors Location- Board Bottom

2.4 Jumpers Setting and Connectors

1. CPU1:

(FCBGA1356), onboard Intel Skylake-U processors.

| | Processor | | | | | |
|--------------------|-----------|---------|---------|-----|----------|---------|
| Model | Number | PBF | Cores/ | TDP | Embedded | Remarks |
| | | | Threads | | | |
| SBC-7114-I3-6100U | I3-6100U | 2.30GHz | 2/4 | 15W | • | |
| SBC-7114-I3-6100UP | I3-6100U | 2.30GHz | 2/4 | 15W | • | option |
| SBC-7114-I5-6300U | I5-6300U | 2.4 up | 2/4 | 15W | • | option |
| | | to | | 25W | | |
| | | 3.0GHz | | | | |
| SBC-7114-I5-6300UP | I5-6300U | 2.4 up | 2/4 | 15W | • | option |
| | | to | | 25W | | |
| | | 3.0GHz | | | | |
| SBC-7114-I7-6600U | 17-6600U | 2.6 up | 2/4 | 15W | • | option |
| | | to | | 25W | | |
| | | 3.4GHz | | | | |
| SBC-7114-I7-6600UP | 17-6600U | 2.6 up | 2/4 | 15W | • | option |
| | | to | | 25W | | |
| | | 3.4GHz | | | | |
| SBC-7114-I5-6200U | 15-6200U | 2.3 up | 2/4 | 15W | 0 | option |
| | | to | | 25W | | |
| | | 2.8GHz | | | | |
| SBC-7114-I5-6200UP | 15-6200U | 2.3 up | 2/4 | 15W | 0 | option |
| | | to | | 25W | | |
| | | 2.8GHz | | | | |

2. H1/H2/H3/H4(option):

CPU1 Heat Sink Screw holes, four screw holes for intel skylake-U Processors. Heat Sink assembles.

3. FAN1:

(2.54mm Pitch 1x3 Pin Header), Fan connector, cooling fans can be connected directly for use. You may set the rotation condition of cooling fan in menu of BIOS CMOS Setup.



| Pin# | Signal Name |
|------|--------------------|
| 1 | Ground |
| 2 | VCC |
| 3 | Rotation detection |



Note

Output power of cooling fan must be limited under 5W.

4. DDR4_1:

(SO-DIMM 260Pin socket), DDR4 memory socket, the socket is

located at the top of the board and supports 260Pin 1.2V DDR4 2133MHz FSB SO-DIMM memory module up to 16GB.

5. BAT3:

(1.25mm Pitch 1x2 Wafer Pin Header, SMD) 3.0V Li battery is embedded to provide power for CMOS.

| Pin# | Signal Name |
|------|-------------|
| Pin1 | Ground |
| PIN2 | VBAT |

6. S_1 (PIN1 , PIN2 , PIN6):

(Switch), ATX Power and Auto Power on jumper setting.

| S-1(Switch) | Mode |
|-------------|-------------------------|
| Pin1 (Off) | ATX Power |
| Pin1 (On) | Auto Power on (Default) |

(Switch), CMOS clear switch, CMOS clear operation will permanently reset old BIOS settings to factory defaults.

| S-1(Switch) | CMOS |
|-------------|------------------|
| Pin2 (Off) | NORMAL (Default) |

| Pin2 (On) | Clear CMOS |
|-----------|------------|
|-----------|------------|



Procedures of CMOS clear:

- a) Turn off the system and unplug the power cord from the power outlet.
- b) To clear the CMOS settings, pushing the S_1 pin2 ON for about 3 seconds then pushing the S_1 Pin2 OFF.
- c) Power on the system again.
- d) When entering the POST screen, press the <ESC> or key to enter CMOS Setup Utility to load optimal defaults.
- e) After the above operations, save changes and exit BIOS Setup.

(Switch), EC reset jumper setting.

| S-1(Switch) | Mode |
|-------------|------------------|
| Pin6 (Off) | NORMAL (Default) |
| Pin6 (On) | EC reset |

7. BAT2:

(2.0mm Pitch 1x10 Wafer Pin Header), smart battery Interface.

| Signal Name |
|-------------|
| VCC_BAT1 |
| VCC_BAT1 |
| VCC_BAT1 |
| SMB_DAT_SW |
| SMB_CLK_SW |
| BAT1_TEMP |
| Ground |
| Ground |
| Ground |
| SET_BAT1_ON |
| |

| Function | Specifications |
|------------------------|----------------|
| Nominal voltage (3S1P) | 11.1~12.6V |
| Charge voltage | 12.6V |
| Charge current | 0.5C |

8. **J_POE1**:

(2.0mm Pitch 1x2 Wafer Pin Header), POE or DCIN input setting.

| J_POE1 (Jumper) | DC_IN1 | BAT2 |
|----------------------------------|--------|------|
| Pin1-Pin2(open, Default) | • | - |
| Pin1-Pin2 (Close) | - | • |

9. BAT_LED1:

(2.0mm Pitch 1x4 Wafer Pin Header), The Charge status indicator for BAT2.

Pin1-Pin3: Charge LED status.

Pin2-Pin3: Discharge LED status.

Pin4-Pin3: EC LED status.

| Pin# | Signal Name |
|------|-------------|
| Pin1 | BAT1_LED+ |
| Pin2 | BAT1_LED- |
| Pin3 | Ground |
| Pin4 | RST_EC |

10. DC_IN1:

(5.08mm Pitch 1x3 Pin Connector), DC 9V~36V System power input connector.

| Pin# | Power Input |
|------|-------------|
| Pin1 | DC+9V~36V |
| Pin2 | Ground |
| Pin3 | FG |

| Model | DC_IN1 |
|--------------------|---------------|
| SBC-7114-I3-6100U | 180°Connector |
| SBC-7114-I5-6300U | 180°Connector |
| SBC-7114-I7-6600U | 180°Connector |
| SBC-7114-I3-6100UP | 45°Connector |
| SBC-7114-I5-6300UP | 45°Connector |
| SBC-7114-I7-6600UP | 45°Connector |

| Connector | Power input |
|-----------------------|-------------|
| DC_IN1 (Default) | DC_IN1 |
| BAT2 (option) | BAT2 |
| DC_IN1 + BAT2(option) | DC_IN1 |

11. P_SW1/BT2:

Power on/off button, they are used to connect power switch button. The two pins are disconnected under normal condition. You may short them temporarily to realize system startup & shutdown or awaken the system from sleep state.

| P_SW1 | Function |
|----------------|-----------|
| 1x2Pin connect | (Default) |
| Button | option |

12. LED2/LED3/LED4/LED5/LED6/LED7/LED8:

LED2: LED STATUS. Green LED for 3P3V ALLS EC Power status.

LED3: LED STATUS. Green LED for 3P3V S5 Power status.

LED4: LED STATUS. Green LED for Motherboard Standby Power Good status.

LED5: LED STATUS. Reserve.

LED6: LED STATUS. Green LED for charge status.

LED7: LED STATUS. Green LED for charge Complete status.

LED8: LED STATUS. Green LED for charge Power Good status.

13. S_1(PIN3/PIN4):

(Switch), LVDS jumper setting.

| S-1(Switch) | Function (CN1) |
|-------------|-----------------------------|
| Pin3 (ON) | Single channel LVDS |
| Pin3 (OFF) | Dual channel LVDS (Default) |
| Pin4 (ON) | 8/24 bit (Default) |
| Pin4 (OFF) | 6/18 bit |

14. U17:

AT24C02-DIP8, The EEPROM IC (U17) is the set of LVDS resolution.

If you need other resolution settings, please upgrade U17 data.

| Model | LVDS resolution |
|---|---------------------|
| | 1280*1024 (Default) |
| CDC 7444 12 C40011 | 800*480 (option) |
| SBC-7114-I3-6100U SBC-7114-I5-6300U SBC-7114-I7-6600U | 800*600 (option) |
| | 1024*768 (option) |
| | 1920*1080 (option) |
| | |

15. INVT1:

(2.0mm Pitch 1x6 wafer Pin Header), Backlight control connector for LVDS.



| Pin# | Signal Name | | | |
|------|-------------|--|--|--|
| 1 | +DC12V_S0 | | | |
| 2 | +DC12V_S0 | | | |
| 3 | Ground | | | |
| 4 | Ground | | | |
| 5 | BKLT_EN_OUT | | | |
| 6 | BKLT_CTRL | | | |

16. CN1:

(1.25mm Pitch 2x20 Connector, DF13-40P), For 18/24-bit LVDS output connector, fully supported by parad PS8625(DP to LVDS), the interface features dual channel 24-bit output. Low Voltage Differential Signaling, A high speed, low power data transmission standard used for display connections to LCD panels.

| Function | Signal Name | Piı | n# | Signal Name | Function |
|----------|-------------|-----|----|-------------|----------|
| | 12V_S0 | 2 | 1 | 12V_S0 | |
| | BKLT_EN_OUT | 4 | 3 | BKLT_CTRL | |
| | Ground | 6 | 5 | Ground | |
| | LVDS_VDD5 | 8 | 7 | LVDS_VDD5 | |
| | LVDS_VDD3 | 10 | 9 | LVDS_VDD3 | |
| | Ground | 12 | 11 | Ground | |
| | LA_D0_P | 14 | 13 | LA_D0_N | |

| LVDS | LA_D1_P | 16 | 15 | LA_D1_N | LVDS |
|----------|-----------|----|----|-----------|-----------|
| | LA_D2_P | 18 | 17 | LA_D2_N | |
| | LA_D3_P | 20 | 19 | LA_D3_N | |
| | LA_CLKP | 22 | 21 | LA_CLKN | |
| | LB_D0_P | 24 | 23 | LB_D0_N | |
| | LB_D1_P | 26 | 25 | LB_D1_N | |
| | LB_D2_P | 28 | 27 | LB_D2_N | |
| | LB_D3_P | 30 | 29 | LB_D3_N | |
| | LB_CLKP | 32 | 31 | LB_CLKN | |
| | Ground | 34 | 33 | Ground | USB7 |
| USB7 | USB7_P | 36 | 35 | USB7_N | (option) |
| (option) | 5V_S5_USB | 38 | 37 | 5V_S5_USB | |
| Power | PWR_LED+ | 40 | 39 | Ground | Power LED |
| LED | | | | | |

17. J5(option**)**:

(DP/20P/HDMI/19P Dual Connector), display Port Interface connector. High Definition Multimedia Interface connector.

| J5 | DP | HDMI |
|----------------|----|------|
| DP Interface | • | 0 |
| HDMI Interface | 0 | • |

18. EDP1(option**)**:

| Function | Signal Name | Pin# | | Signal Name | Function |
|----------|-------------|------|----|-------------|----------|
| | 12V_S0_EDP | 2 | 1 | 12V_S0_EDP | |
| | 12V_S0_EDP | 4 | 3 | 12V_S0_EDP | |
| | Ground | 6 | 5 | Ground | |
| | EDP_VDD5 | 8 | 7 | EDP_VDD5 | |
| | EDP_VDD3 | 10 | 9 | EDP_VDD3 | |
| | CPU_CFG4 | 12 | 11 | Ground | |
| | EDP_BKLT_EN | 14 | 13 | EDP_TXN_1 | |
| | EDP_BKLT_CT | 16 | 15 | EDP_TXP_1 | EDP |
| EDP | RL | | | | |
| | EDP_VDD_EN | 18 | 17 | Ground | |
| | EDP_TXN_2 | 20 | 19 | EDP_TXN_0 | |

| | EDP_TXP_2 | 22 | 21 | EDP_TXP_0 | |
|-----------|--------------|----|----|-----------|-----------|
| | Ground | 24 | 23 | Ground | |
| | EDP_TXN_3 | 26 | 25 | EDP_AUX_N | |
| | EDP_TXP_3 | 28 | 27 | EDP_AUX_P | |
| | EDP_DISP_UTI | 30 | 29 | I2C1_SCL | I2C |
| | L | | | | |
| | EDP_HP_CN | 32 | 31 | I2C1_SDA | |
| | Ground | 34 | 33 | Ground | USB7 |
| USB7 | USB7_P | 36 | 35 | USB7_N | (option) |
| (option) | 5V_S5_USB | 38 | 37 | 5V_S5_USB | |
| Power LED | PWR_LED+ | 40 | 39 | Ground | Power LED |

19. JP3:

(2.0mm Pitch 2x2 wafer Pin Header), touch jumper setting.



| JP3 | Touch(TCH1) |
|-------------------|-------------|
| Open 3-4(default) | Enable |
| Close 3-4(option) | Disable |
| Open 1-2(default) | - |

| Priority Order: | | | |
|-----------------|----------|-----------|---------------|
| Touch | JP3(3-4) | S_1(Pin5) | EC_GPIO |
| Function | | | |
| TCH1(Enable) | Short | - | - |
| TCH1(Disable) | Open | ON | - |
| TCH1(Enable) | Open | OFF | 1 (Default) |
| TCH1(Disable) | Open | OFF | 0 |

20. TCH1:

(2.0mm Pitch 1x6 wafer Pin Header), internal touch controller connector.

| Pin# | Signal Name |
|------|-------------|
| 1 | SENSE |
| 2 | X+ |

| 3 | X- |
|---|-----------|
| 4 | Y+ |
| 5 | Y- |
| 6 | GND_EARCH |

21. LED1:

LED1: LED STATUS. Green LED for touch power status.


22. JP1:

(2.0mm Pitch 2x3 Pin Header), COM1 jumper setting, pin 1~6 are used to select signal out of pin 9 of COM1 port.

| JP1 Pin# | Functio | n |
|-----------|-------------------------|-------------|
| Close 1-2 | COM1 RI (Ring Indicator |) (default) |
| Close 3-4 | COM1 Pin9:DC+5V | (option) |
| Close 5-6 | COM1 Pin9:DC+12V | (option) |

23. COM1:

(Type DB9M), Rear serial port, standard DB9 Male serial port is provided to make a direct connection to serial devices. COM1 port is controlled by pins No.1~6 of JP1, select output Signal RI or 5V or 12V, For details, please refer to description of JP1 and S_232 and S_422 setting.



| RS232 (Default): | |
|------------------|----------------------------|
| Pin# | Signal Name |
| 1 | DCD# (Data Carrier Detect) |
| 2 | RXD (Received Data) |
| 3 | TXD (Transmit Data) |
| 4 | DTR (Data Terminal Ready) |
| 5 | Ground |
| 6 | DSR (Data Set Ready) |
| 7 | RTS (Request To Send) |
| 8 | CTS (Clear To Send) |

| 9 | JP1 select Setting (RI/5V/12V) | |
|--|--------------------------------|--|
| BIOS Setup: | | |
| Advanced/NCT6106D Super IO Configuration/F75111 COM1 | | |
| Configuration 【RS-232】 | | |

| RS422 (option): | |
|-------------------------|------------------------------|
| Pin# | Signal Name |
| 1 | 422_TX- |
| 2 | 422_TX+ |
| 3 | 422_RX+ |
| 4 | 422_RX- |
| 5 | Ground |
| 6 | NC |
| 7 | NC |
| 8 | NC |
| 9 | NC |
| BIOS Setup: | |
| Advanced/NCT6106D Super | IO Configuration/F75111 COM1 |
| Configuration [RS-422] | |

| RS485 (option): | |
|-----------------|-------------|
| Pin# | Signal Name |
| 1 | 485- |
| 2 | 485+ |
| 3 | NC |
| 4 | NC |
| 5 | Ground |
| 6 | NC |
| 7 | NC |
| 8 | NC |
| 9 | NC |
| BIOS Setup: | |

Advanced/NCT6106D Super IO Configuration/F75111 COM1

Configuration [RS-485]


24. JP2:

(2.0mm Pitch 2x3 Pin Header), COM2 jumper setting, pin 1~6 are used to select signal out of pin 9 of COM2 port.

| JP2 Pin# | Function | |
|-----------|--------------------------|-----------|
| Close 1-2 | COM2 RI (Ring Indicator) | (default) |
| Close 3-4 | COM2 Pin9: DC+5V | (option) |
| Close 5-6 | COM2 Pin9: DC+12V | (option) |

25. COM2:

(Type DB9M),Rear serial port, standard DB9 Male serial port is provided to make a direct connection to serial devices.



| Pin# | Signal Name |
|------|--------------------------------|
| 1 | DCD# (Data Carrier Detect) |
| 2 | RXD (Received Data) |
| 3 | TXD (Transmit Data) |
| 4 | DTR (Data Terminal Ready) |
| 5 | Ground |
| 6 | DSR (Data Set Ready) |
| 7 | RTS (Request To Send) |
| 8 | CTS (Clear To Send) |
| 9 | JP2 select Setting (RI/5V/12V) |

26. SATA_P1:

(2.5mm Pitch 1x2 box Pin Header), One onboard 5V output connector are reserved to provide power for SATA devices.

| Pin# | Signal Name |
|------|-------------|
| 1 | +DC5V |
| 2 | Ground |



Note

Output current of the connector must not be above 1A.

27. SATA2:

(SATA 7Pin), SATA Connectors, one SATA connector are provided; with transfer speed up to 6.0Gb/s.

28. SATA1:

(SATA 7Pin+15Pin), SATA Connectors, one SATA connector are provided; with transfer speed up to 6.0Gb/s.

29. MPCIE1:

(50.95mmx30mm Socket 52Pin), mSATA socket, it is located at the top, it supports mini PCIe devices with LPCbus and SMbus and mSATA signal. **B2 mSATA bus** for flash disk signal.

| Function | Support |
|---------------|-------------------|
| Mini SATA | • |
| Mini PCie | o(co-lay, Option) |
| LPC bus | • |
| SMbus | • |
| USB2.0 (USB6) | • |

30. H5/H6:

MPCIE1 SCREW HOLES, H5 and H6 for mini PCIE card (30mmx50.95mm) assemble.

31. AUDIO2:

(2.0mm Pitch 2X6 Pin Header), Front Audio, An onboard Realtek ALC269Q codec is used to provide high-quality audio I/O ports. Line Out can be connected to a headphone or amplifier. Line In is used for the connection of external audio source via a Line in cable. MIC is the port for microphone input audio.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| +5V | 1 | 2 | GND_AUD |
| LINE-OUT-L | 3 | 4 | LINE-OUT-R |
| FRONT_JD | 5 | 6 | LINE1_JD |
| LINE-IN-L | 7 | 8 | LINE-IN-R |
| MIC-IN-L | 9 | 10 | MIC-IN-R |
| GND_AUD | 11 | 12 | MIC1_JD |

32. LINE_OUT:

(Diameter 3.5mm Jack), HD Audio port, An onboard Realtek ALC269-VB codec is used to provide high quality audio I/O ports. Line Out can be connected to a headphone or amplifier.




33. SPK1:

(2.0mm Pitch 1x4 Wafer Pin Header), support a stereo Class-D Speaker Amplifier with 2 watt per channel output power

| Pin# | Signal Name | |
|------|-------------|--|
| 1 | SPK_OUTL_P | |
| 2 | SPK_OUTL_N | |
| 3 | SPK_OUTR_N | |
| 4 | SPK_OUTR_P | |

34. USB1:


USB3-1/USB3-2: (Double stack USB type A), Rear USB connector, it provides up to two USB3.0 ports, High-speed USB 2.0 allows data transfers up to 480 Mb/s, USB 3.0 allows data transfers up to 5.0Gb/s, support USB full-speed and low-speed signaling.



Each USB Type A Receptacle (2 Ports) Current limited value is 2.0A. If the external USB device current exceeds 1.5A, please separate connectors into different Receptacle.

35. LAN1/LAN2:

LAN1/LAN2: (RJ45 Connector), Rear LAN port, Two standard 10/100/1000M RJ-45 Ethernet ports are provided. Used intel 82574L chipset, LINK LED (green) and ACTIVE LED (green) respectively located at the left-hand and right-hand side of the Ethernet port indicate the activity and transmission state of LAN.



36. BUZ1:

Onboard buzzer.

37. CN2:

(DF13-30P Connector), For expand output connector, It provides eight GPIO, two RS422 or RS485, one USB2.0, one Power on/off, one Reset.

| Signal Name | Pin# | | Signal Name | Function |
|-------------|--|--|---|--|
| 5V_S5 | 2 | 1 | 5V_S5 | 5V |
| GPIO_IN2 | 4 | 3 | GPIO_IN1 | 6106_GPIO40 |
| GPIO_IN4 | 6 | 5 | GPIO_IN3 | 6106_GPIO42 |
| GPIO_OUT2 | 8 | 7 | GPIO_OUT1 | 6106_GPIO44 |
| GPIO_OUT4 | 10 | 9 | GPIO_OUT3 | 6106_GPIO46 |
| Ground | 12 | 11 | Ground | |
| 485+_422TX5 | 14 | 13 | 485422TX5 | 485 or 422 |
| + | | | - | (COM5) |
| 422_RX5+ | 16 | 15 | 422_RX5- | |
| 485+_422TX6 | 18 | 17 | 485422TX6 | 485 or 422 |
| + | | | - | (COM6) |
| 422_RX6+ | 20 | 19 | 422_RX6- | |
| 5V_\$0 | 22 | 21 | HDD_LED+ | HDD LED |
| 5V_USB5 | 24 | 23 | 5V_USB5 | USB2.0 |
| USB5_P | 26 | 25 | USB5_N | |
| Ground | 28 | 27 | FP_RST- | RESET |
| PWRBTN_ON | 30 | 29 | Ground | |
| | | | | |
| | 5V_S5 GPIO_IN2 GPIO_IN4 GPIO_OUT2 GPIO_OUT4 Ground 485+_422TX5 + 422_RX5+ 485+_422TX6 + 422_RX6+ 5V_S0 5V_USB5 USB5_P Ground | 5V_S5 2 GPIO_IN2 4 GPIO_IN4 6 GPIO_OUT2 8 GPIO_OUT4 10 Ground 12 485+_422TX5 14 + 422_RX5+ 16 485+_422TX6 18 + 422_RX6+ 20 5V_S0 22 5V_USB5 24 USB5_P 26 Ground 28 | 5V_S5 2 1 GPIO_IN2 4 3 GPIO_IN4 6 5 GPIO_OUT2 8 7 GPIO_OUT4 10 9 Ground 12 11 485+_422TX5 14 13 + 422_RX5+ 16 15 485+_422TX6 18 17 + 422_RX6+ 20 19 5V_S0 22 21 5V_USB5 24 23 USB5_P 26 25 Ground 28 27 | 5V_S5 2 1 5V_S5 GPIO_IN2 4 3 GPIO_IN1 GPIO_IN4 6 5 GPIO_IN3 GPIO_OUT2 8 7 GPIO_OUT1 GPIO_OUT4 10 9 GPIO_OUT3 Ground 12 11 Ground 485+_422TX5 14 13 485422TX5 + - - 422_RX5+ 16 15 422_RX5- 485+_422TX6 18 17 485422TX6 + - - - 422_RX6+ 20 19 422_RX6- 5V_S0 22 21 HDD_LED+ 5V_USB5 24 23 5V_USB5 USB5_P 26 25 USB5_N Ground 28 27 FP_RST- |

COM5 BIOS Setup:

Advanced/NCT6106D Super IO Configuration/ COM5 Configuration [RS-422]

Advanced/NCT6106D Super IO Configuration/ COM5 Configuration 【RS-485】

COM6 BIOS Setup:

Advanced/NCT6106D Super IO Configuration/ COM5 Configuration

[RS-422]

Advanced/NCT6106D Super IO Configuration/ COM5 Configuration 【RS-485】

38. EC_GPIO1:

(2.0mm Pitch 1X10 Pin Header), For expand connector, It provides eight GPIO.

| Pin# | Signal Name | GPIO Name |
|------|----------------|---------------|
| 1 | Ground | Ground |
| 2 | GPA0_ONOFF | EC_GPA0 |
| 3 | GPA1_SPK | EC_GPA1 |
| 4 | GPE6_BKLT | EC_GPE6 |
| 5 | GPEO_BKLT+ | EC_GPE0 |
| 6 | GPH3_SPK+ | EC_GPH3 |
| 7 | BKLT_CTRL_PWR | BKLT_CTRL_PWR |
| 8 | ADC6_BKLT_CTRL | EC_ADC6 |
| 9 | ADC7_RSV | EC_ADC7 |
| 10 | 3.3V_ALLS_EC | 3.3V_ALLS_EC |

39. CN3:

(1.27mm Pitch 2X50 Female Header), For expand output connector, It provides four GPIO, two USB 2.0, one PS/2 mouse, one PS/2 keyboard, two uart, one PClex1, one SMbus, two PClex1 or USB3.0, two USB 2.0, connected to the TB-528 riser Card.


| Function | Signal Name | Pi | n# | Signal Name | Function |
|----------|-------------|----|----|-------------|----------|
| | 5V_S5_USB | 1 | 2 | 5V_S5_USB | |
| | 5V_S5_USB | 3 | 4 | 5V_S5_USB | |
| | USB34_OC | 5 | 6 | PSON_ALL- | |
| USB4 | USB4_N | 7 | 8 | USB4_P | USB4 |
| USB3 | USB3_N | 9 | 10 | USB3_P | USB3 |
| | Ground | 11 | 12 | Ground | |
| PS/2 MS | PS2_MSCLK | 13 | 14 | PS2_MSDATA | PS/2 MS |
| PS/2 KB | PS2_KBCLK | 15 | 16 | PS2_KBDATA | PS/2 KB |
| | COM4_RI | 17 | 18 | COM4_DCD- | |
| COM4 | COM4_TXD | 19 | 20 | COM4_RXD | COM4 |
| (UART) | COM4_DTR | 21 | 22 | COM4_RTS- | (UART) |
| | COM4_DSR | 23 | 24 | COM4_CTS- | |

| | Ground | 25 | 26 | Ground | |
|----------|----------------|----|----|---------------------|------------|
| | COM3_RI | 27 | 28 | COM3_DCD- | |
| сомз | COM3_TXD | 29 | 30 | COM3_RXD | COM3 |
| (UART) | COM3_DTR | 31 | 32 | COM3_RTS- | (UART) |
| | COM3_DSR | 33 | 34 | COM3_CTS- | |
| GPPC20 | PCH_GPPC20 | 35 | 36 | PCH_GPPC22 | GPPC22 |
| GPPC21 | PCH_GPPC21 | 37 | 38 | PCH_GPPC23 | GPPC23 |
| | Ground | 39 | 40 | Ground | |
| | PCIE1_TX_N0 | 41 | 42 | PE1_TX_P0 | |
| | PCIE1_RX_N0 | 43 | 44 | PE1_RX_P0 | |
| PCIE1 | Ground | 45 | 46 | Ground | PCIE1 |
| | CLK_100M_PE1_N | 47 | 48 | CLK_100M_PE1_P | |
| | PCIE1_WAKE_N | 49 | 50 | PLT_RST_BUF2- | |
| SMBUS | SMB_CLK_S5 | 51 | 52 | SMB_DATA_S5 | SMBUS |
| PCIE | CLKREQ_PE1- | 53 | 54 | Ground | |
| | 3P3V_S5 | 55 | 56 | PWRBTN_ON- | Power Auto |
| | | | | | on |
| | 3P3V_S5 | 57 | 58 | 3P3V_S5 | |
| 12V | 12V_S0 | 59 | 60 | 12V_S0 | 12V |
| | | | | | |
| 12V | 12V_S0 | 61 | 62 | 12V_S0 | 12V |
| | Ground | 63 | 64 | Ground | |
| | PE3_TX_N0 | 65 | 66 | PE3_TX_P0 | |
| PCIE3 | PE3_RX_N0 | 67 | 68 | PE3_RX_P0 | PCIE3 |
| | Ground | 69 | 70 | Ground | |
| | CLK_100M_PE0_N | 71 | 72 | CLK_100M_PE0_P | |
| | CLKREQ_PE0- | 73 | 74 | CLKREQ_PE5- | |
| | Ground | 75 | 76 | Ground | PCIE5 or |
| PCIE5 or | CLK_100M_PE5_N | 77 | 78 | CLK_100M_PE5_P | USB3.0 |
| USB3.0 | USB5PE1_TX_N | 79 | 80 | USB5PE1_TX_P | |
| | USB5PE1_RX_N | 81 | 82 | USB5PE1_RX_P | |
| | Ground | 83 | 84 | Ground | |
| PCIE6 or | USB6PE2_TX_N | 85 | 86 | USB6PE2_TX_P | PCIE6 or |
| USB3.0 | USB6PE2_RX_N | 87 | 88 | USB6PE2_RX_P USB3.0 | |
| | CLK_100M_XDP_N | 89 | 90 | CLK_100M_XDP_P | |
| | Ground | 91 | 92 | Ground | |
| USB2.0 | USB8_N | 93 | 94 | USB8_P | USB2.0 |

| USB9_N | 95 | 96 | USB9_P | |
|---------|----|-----|---------|--|
| 5V_S5 | 97 | 98 | 5V_S5 | |
| 3P3V_S5 | 99 | 100 | 3P3V_S5 | |

40. TB-528C2ME1 (option):

SBC-7114 Riser Card, TB-528C2ME1 CN3 connect to SBC-7114 CN3 pin Header. TB-528C2ME1 Top:



CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.

M-PCIE1:

(Socket 52Pin),mini PCle socket, it is located at the top, it supports mini PCle devices with **USB2.0(USB3)**,Smbus,SIM and PCle signal. MPCle card size is 30x30mm or 30x50.95mm.

| Signal Name | Function support |
|---------------|------------------|
| PCle 1X | Yes |
| USB2.0 (USB2) | Yes |
| SMBus | Yes |
| SIM | Yes |

H1/H2:

MPCIE1 SCREW HOLES, H2 for mini PCIE card (30mmx30mm) assemble. H1 for mini PCIE card (30mmx50.95mm) assemble.

LED1:

Mini PCIe devices LED Status.

SIM1:

(SIM Socket 6 Pin), Support SIM Card devices.

PS2:

(2.0mm Pitch 1X6 Pin Wafer), PS/2 keyboard and mouse port, the port can be connected to PS/2 keyboard or mouse via a dedicated cable for direct used.

| Pin# | Signal Name | |
|------|-------------|--|
| 1 | KBDATA | |
| 2 | MSDATA | |
| 3 | Ground | |
| 4 | +5V | |
| 5 | KBCLK | |
| 6 | MSCLK | |

GPIO1:

(2.0mm Pitch 2x5 Pin Header), General-purpose input/output port, it provides a group of self-programming interfaces to customers for flexible use.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| Ground | 1 | 2 | NC |
| NC | 3 | 4 | SMB_DATA_R |
| SMB_CLK_R | 5 | 6 | PCH-GPIO56 |
| PCH -GPIO57 | 7 | 8 | PCH -GPIO59 |
| PCH -GPIO58 | 9 | 10 | +5V |

USB_23:

(2.0mm Pitch 2x5 Pin Header) ,Front USB connector, it provides one USB port via a dedicated USB cable, speed up to 480Mb/s.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
|-------------|------|------|-------------|

| 5V_USB23 | 1 | 2 | 5V_USB23 |
|----------|---|----|---------------------|
| USB4_N | 3 | 4 | USB3_N (option, NC) |
| USB4_P | 5 | 6 | USB3_P (option, NC) |
| Ground | 7 | 8 | Ground |
| NC | 9 | 10 | Ground |



Note:

Before connection, make sure that pinout of the USB Cable is in accordance with that of the said tables. Any inconformity may cause system down and even hardware damages.


JP5:

(2.0mm Pitch 2x3 Pin Header), COM5 setting jumper, pin 1~6 are used to select signal out of pin 9 of COM5 port.

| JP5 Pin# | Function | | |
|-----------|---------------------|-----------|--|
| Close 1-2 | RI (Ring Indicator) | (default) | |
| Close 3-4 | COM5 Pin9=+5V | (option) | |
| Close 5-6 | COM5 Pin9=+12V | (option) | |

COM5(SBC-7114/COM3):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM5 port is controlled by pins No.1~6 of JP5, select output Signal RI or 5V or 12v, For details, please refer to description of JP3.



| Pin# | Signal Name | |
|------|----------------------------|--|
| 1 | DCD# (Data Carrier Detect) | |
| 2 | RXD (Received Data) | |
| 3 | TXD (Transmit Data) | |
| 4 | DTR (Data Terminal Ready) | |
| 5 | Ground | |
| 6 | DSR (Data Set Ready) | |
| 7 | RTS (Request To Send) | |
| 8 | CTS (Clear To Send) | |

| 9 | JP5 Setting: | |
|---|-----------------------------|-----------|
| | Pin1-2: RI (Ring Indicator) | (default) |
| | Pin3-4: 5V Standby power | (option) |
| | Pin5-6:12V Standby power | (option) |


JP6:

(2.0mm Pitch 2x3 Pin Header), COM6 setting jumper, pin $1^{\sim}6$ are used to select signal out of pin 9 of COM6 port.

| JP6 Pin# | Function | | |
|-----------|---------------------|-----------|--|
| Close 1-2 | RI (Ring Indicator) | (default) | |
| Close 3-4 | COM6 Pin9=+5V | (option) | |
| Close 5-6 | COM6 Pin9=+12V | (option) | |

COM6(SBC-7114/COM4):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM6 port is controlled by pins No.1~6 of JP6, select output Signal RI or 5V or 12v, For details, please refer to description of JP6.



| Pin# | Signal Name | | |
|------|---------------------------------------|--|--|
| 1 | DCD# (Data Carrier Detect) | | |
| 2 | RXD (Received Data) | | |
| 3 | TXD (Transmit Data) | | |
| 4 | DTR (Data Terminal Ready) | | |
| 5 | Ground | | |
| 6 | DSR (Data Set Ready) | | |
| 7 | RTS (Request To Send) | | |
| 8 | CTS (Clear To Send) | | |
| 9 | JP6 Setting: | | |
| | Pin1-2: RI (Ring Indicator) (default) | | |
| | Pin3-4: 5V Standby power (option) | | |
| | Pin5-6:12V Standby power (option) | | |


COM_6 (SBC-7114/COM4) :

(2.0mm Pitch 2X5 Pin Header), COM6 Port, up to one standard RS232 port are provided. They can be used directly via COM cable connection.

| Signal Name | Pin# | Pin# | Signal Name |
|--------------|------|------|-------------|
| DCD | 1 | 2 | RXD |
| TXD | 3 | 4 | DTR |
| Ground | 5 | 6 | DSR |
| RTS | 7 | 8 | CTS |
| JP6 Setting: | 9 | 10 | NC |
| RI/5V/12V | | | |

41. TB-528C2 (option):

SBC-7114 Riser Card, TB-528C2 CN3 connect to SBC-7114 CN3 pin Header. TB-528C2ME1 Top:



CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.

LED1:

Mini PCIe devices LED Status.

PS2:

(2.0mm Pitch 1X6 Pin Wafer), PS/2 keyboard and mouse port, the port can be connected to PS/2 keyboard or mouse via a dedicated cable for direct used.

| Pin# | Signal Name |
|------|-------------|
| 1 | KBDATA |
| 2 | MSDATA |
| 3 | Ground |
| 4 | +5V |
| 5 | KBCLK |
| 6 | MSCLK |

GPIO1:

(2.0mm Pitch 2x5 Pin Header), General-purpose input/output port, it provides a group of self-programming interfaces to customers for flexible use.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| Ground | 1 | 2 | NC |
| NC | 3 | 4 | SMB_DATA_R |
| SMB_CLK_R | 5 | 6 | PCH-GPIO56 |
| PCH -GPIO57 | 7 | 8 | PCH -GPIO59 |
| PCH -GPIO58 | 9 | 10 | +5V |

USB_23:

(2.0mm Pitch 2x5 Pin Header) ,Front USB connector, it provides one USB port via a dedicated USB cable, speed up to 480Mb/s.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| 5V_USB23 | 1 | 2 | 5V_USB23 |
| USB4_N | 3 | 4 | USB3_N |
| USB4_P | 5 | 6 | USB3_P |
| Ground | 7 | 8 | Ground |
| NC | 9 | 10 | Ground |



Note:

Before connection, make sure that pinout of the USB Cable is in accordance with that of the said tables. Any inconformity may cause system down and even hardware damages.


JP5:

(2.0mm Pitch 2x3 Pin Header), COM5 setting jumper, pin 1~6 are used to select signal out of pin 9 of COM5 port.

| JP5 Pin# | Function | |
|-----------|---------------------|-----------|
| Close 1-2 | RI (Ring Indicator) | (default) |
| Close 3-4 | COM5 Pin9: +5V | (option) |
| Close 5-6 | COM5 Pin9: +12V | (option) |

COM5(SBC-7114/COM3):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM5 port is controlled by pins No.1~6 of JP5, select output Signal RI or 5V or 12v, For details, please refer to description of JP3.



| Pin# | Signal Name | |
|------|---------------------------------------|--|
| 1 | DCD# (Data Carrier Detect) | |
| 2 | RXD (Received Data) | |
| 3 | TXD (Transmit Data) | |
| 4 | DTR (Data Terminal Ready) | |
| 5 | Ground | |
| 6 | DSR (Data Set Ready) | |
| 7 | RTS (Request To Send) | |
| 8 | CTS (Clear To Send) | |
| 9 | JP5 Setting: | |
| | Pin1-2: RI (Ring Indicator) (default) | |
| | Pin3-4: 5V Standby power (option) | |
| | Pin5-6:12V Standby power (option) | |


JP6:

(2.0mm Pitch 2x3 Pin Header), COM6 setting jumper, pin 1^{6} are used to select signal out of pin 9 of COM6 port.

| JP6 Pin# | Function | |
|-----------|---------------------|-----------|
| Close 1-2 | RI (Ring Indicator) | (default) |
| Close 3-4 | COM6 Pin9: +5V | (option) |
| Close 5-6 | COM6 Pin9: +12V | (option) |

COM6(SBC-7114/COM4):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM6 port is controlled by pins No.1~6 of **JP6**, select output Signal RI or 5V or 12v, For details, please refer to description of JP6.



| Pin# | Signal Name | |
|------|---------------------------------------|--|
| 1 | DCD# (Data Carrier Detect) | |
| 2 | RXD (Received Data) | |
| 3 | TXD (Transmit Data) | |
| 4 | DTR (Data Terminal Ready) | |
| 5 | Ground | |
| 6 | DSR (Data Set Ready) | |
| 7 | RTS (Request To Send) | |
| 8 | CTS (Clear To Send) | |
| 9 | JP6 Setting: | |
| | Pin1-2: RI (Ring Indicator) (default) | |
| | Pin3-4 : 5V Standby power (option) | |
| | Pin5-6:12V Standby power (option) | |

COM_6 (SBC-7114/COM4) :


(2.0mm Pitch 2X5 Pin Header), COM6 Port, up to one standard RS232 port are provided. They can be used directly via COM cable connection.

| Signal Name | Pin# | Pin# | Signal Name |
|--------------|------|------|-------------|
| DCD | 1 | 2 | RXD |
| TXD | 3 | 4 | DTR |
| Ground | 5 | 6 | DSR |
| RTS | 7 | 8 | CTS |
| JP6 Setting: | 9 | 10 | NC |
| RI/5V/12V | | | |

42. TB-528C1U2P1/TB-528C1U2 (option):

SBC-7114 Riser Card, TB-528C1U2P1 CN3 connects to SBC-7114 CN3 pin Header.

TB-528C1U2P1 Top:



CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.

M-PCIE1:

(Socket 52Pin), mini PCIe socket, it is located at the top, it supports mini PCIe devices with Smbus, SIM and PCIe signal. MPCIe card size is 30x30mm or 30x50.95mm.

| Signal Name | Function support |
|---------------|------------------|
| PCIe 1X | Yes |
| USB2.0 (USB3) | NC (option) |
| SMBus | Yes |
| SIM | Yes |

H1/H2:

MPCIE1 SCREW HOLES, H2 for mini PCIE card (30mmx30mm) assemble. H1 for mini PCIE card (30mmx50.95mm) assemble.

LED1:

Mini PCIe devices LED Status.

SIM1 (option):

(SIM Socket 6 Pin), Support SIM Card devices.

PS_ON1:

(2.0mm Pitch 1X2 Pin Wafer), ATX Power and Auto Power on jumper setting.

| PS_ON | Mode |
|-----------|-------------------------|
| Close 1-2 | Auto Power on (Default) |
| Open 1-2 | ATX Power |

PS_ON2 (option):

(2.0mm Pitch 1X2 Pin Wafer).

PS2:

(2.0mm Pitch 1X6 Pin Wafer), PS/2 keyboard and mouse port, the port can be connected to PS/2 keyboard or mouse via a dedicated cable for direct used.

| Pin# | Signal Name |
|------|-------------|
| 1 | KBDATA |
| 2 | MSDATA |
| 3 | Ground |
| 4 | +5V |
| 5 | KBCLK |
| 6 | MSCLK |


GPIO1:

(2.0mm Pitch 2x5 Pin Header), General-purpose input/output port, it provides a group of self-programming interfaces to customers for flexible use.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| Ground | 1 | 2 | NC |
| NC | 3 | 4 | SMB_DATA_R |
| SMB_CLK_R | 5 | 6 | PCH-GPIO56 |
| PCH -GPIO57 | 7 | 8 | PCH -GPIO59 |
| PCH -GPIO58 | 9 | 10 | +5V |

USB23(SBC-7114 USB3/USB4):

(Double stack USB type A), Rear USB connector, it provides up to 2 USB2.0 ports, speed up to 480Mb/s.



USB_23 (option):

(2.0mm Pitch 2x5 Pin Header) ,Front USB connector, it provides one USB port via a dedicated USB cable, speed up to 480Mb/s.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| 5V_USB23 | 1 | 2 | 5V_USB23 |
| USB4_N | 3 | 4 | USB3_N |
| USB4_P | 5 | 6 | USB3_P |
| Ground | 7 | 8 | Ground |
| NC | 9 | 10 | Ground |



Note:

Before connection, make sure that pinout of the USB Cable is in accordance with that of the said tables. Any inconformity may cause system down and even hardware damages.


JP5:

(2.0mm Pitch 2x3 Pin Header), COM5 setting jumper, pin 1^{6} are used to select signal out of pin 9 of COM5 port.

| JP3 Pin# | Function | | |
|-----------|---------------------|-----------|--|
| Close 1-2 | RI (Ring Indicator) | (default) | |
| Close 3-4 | COM5 Pin9: +5V | (option) | |
| Close 5-6 | COM5 Pin9: +12V | (option) | |

COM5(SBC-7114/COM3):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM5 port is controlled by pins No.1~6 of JP5, select output Signal RI or 5V or 12v, For details, please refer to description of JP3.



| Pin# | Signal Name | | |
|------|---------------------------------------|--|--|
| 1 | DCD# (Data Carrier Detect) | | |
| 2 | RXD (Received Data) | | |
| 3 | TXD (Transmit Data) | | |
| 4 | DTR (Data Terminal Ready) | | |
| 5 | Ground | | |
| 6 | DSR (Data Set Ready) | | |
| 7 | RTS (Request To Send) | | |
| 8 | CTS (Clear To Send) | | |
| 9 | JP5 Setting: | | |
| | Pin1-2: RI (Ring Indicator) (default) | | |
| | Pin3-4 : 5V Standby power (option) | | |
| | Pin5-6:12V Standby power (option) | | |


JP6:

(2.0mm Pitch 2x3 Pin Header), COM6 setting jumper, pin 1^6 are used to select signal out of pin 9 of COM6 port.

| JP3 Pin# | Function | | |
|-----------|---------------------|-----------|--|
| Close 1-2 | RI (Ring Indicator) | (default) | |
| Close 3-4 | COM6 Pin9: +5V | (option) | |
| Close 5-6 | COM6 Pin9: +12V | (option) | |

COM6(SBC-7114/COM4):

(Type DB9), serial port, standard DB9 serial port is provided to make a direct connection to serial devices. COM6 port is controlled by pins No.1~6 of **JP6**, select output Signal RI or 5V or 12v, For details, please refer to description of JP6.



| Pin# | Signal Name | | |
|------|----------------------------|--|--|
| 1 | DCD# (Data Carrier Detect) | | |

| 2 | RXD (Received Data) | | |
|---|---------------------------------------|--|--|
| 3 | TXD (Transmit Data) | | |
| 4 | DTR (Data Terminal Ready) | | |
| 5 | Ground | | |
| 6 | DSR (Data Set Ready) | | |
| 7 | RTS (Request To Send) | | |
| 8 | CTS (Clear To Send) | | |
| 9 | JP6 Setting: | | |
| | Pin1-2: RI (Ring Indicator) (default) | | |
| | Pin3-4: 5V Standby power (option) | | |
| | Pin5-6:12V Standby power (option) | | |

S1:

PWR BT: POWER on/off Button, They are used to connect power switch button. The two pins are disconnected under normal condition. You may short them temporarily to realize system startup & shutdown or awaken the system from sleep state.


PWR LED: POWER LED status.

| S1 | Model | | |
|-----------|--------------|--|--|
| Yes | TB-528C1U2P1 | | |
| No | TB-528C1U2 | | |

43. TB-528CAN2 R0.10 (option):

SBC-7114 Riser Card, TB-528CAN2 CN3 connect to SBC-7114 CN3 pin Header. It provides two CAN-bus Interface.

TB-528CAN2 Top:



CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.

M-PCIE1:

(Socket 52Pin),mini PCIe socket, it is located at the top, it supports mini PCIe devices with Smbus,USB2.0,SIM and PCIe signal. MPCIe card size is 30x30mm or 30x50.95mm.

| Signal Name | Function support |
|---------------|------------------|
| PCIe 1X | Yes |
| USB2.0 (USB2) | Yes |
| SMBus | Yes |
| SIM | Yes |

H1/H2:

MPCIE1 SCREW HOLES, H2 for mini PCIE card (30mmx30mm) assemble. H1 for mini PCIE card (30mmx50.95mm) assemble.

LED1:

Mini PCIe devices LED Status.

SIM1 (option):

(SIM Socket 6 Pin), Support SIM Card devices.

PS2:

(2.0mm Pitch 1X6 Pin Wafer), PS/2 keyboard and mouse port, the port can be connected to PS/2 keyboard or mouse via a dedicated cable for direct used.

| Pin# | Signal Name | | |
|------|-------------|--|--|
| 1 | KBDATA | | |
| 2 | MSDATA | | |
| 3 | Ground | | |
| 4 | +5V | | |
| 5 | KBCLK | | |
| 6 | MSCLK | | |

USB_IN (option):

(2.0mm Pitch 2x5 Pin Header), Front USB connector, it provides two USB

port via a dedicated USB cable, speed up to 480Mb/s.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| 5V_USB34 | 1 | 2 | 5V_USB34 |
| NC (USB4_N) | 3 | 4 | NC (USB3_N) |
| NC (USB4_P) | 5 | 6 | NC (USB3_P) |
| Ground | 7 | 8 | Ground |
| NC | 9 | 10 | Ground |



Note

Before connection, make sure that pinout of the USB Cable is in accordance with that of the said tables. Any inconformity may cause system down and even hardware damages.

JP_SET (option):
(2.0mm Pitch 2x5 Pin Header).

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| 3P3V_S5_USB | 1 | 2 | 3P3V_S5 |
| 3P3V_S5_USB | 3 | 4 | 3P3V_S5 |
| 3P3V_S5_USB | 5 | 6 | 3P3V_S5 |
| PSON_ATX | 7 | 8 | Ground |
| PSON_ATX | 9 | 10 | Ground |

JP6:

(2.0mm Pitch 2x3 Pin Header), COM6 setting jumper, pin $1^{\sim}6$ are used to select signal out of pin 9 of COM6 port.

| JP3 Pin# | Function | | |
|-----------|---------------------|-----------|--|
| Close 1-2 | RI (Ring Indicator) | (default) | |
| Close 3-4 | COM6 Pin9: +5V | (option) | |
| Close 5-6 | COM6 Pin9: +12V | (option) | |

COM6(SBC-7114/COM4):

(2.0mm Pitch 2X5 Pin Header), COM6 Port, up to one standard RS232 port are provided. They can be used directly via COM cable connection.

| Signal Name | Pin# | Pin# | Signal Name |
|------------------------|------|------|-------------|
| DCD | 1 | 2 | RXD |
| TXD | 3 | 4 | DTR |
| Ground | 5 | 6 | DSR |
| RTS | 7 | 8 | CTS |
| JP6 Setting: RI/5V/12V | 9 | 10 | NC |

COM5(SBC-7114/COM3):

(2.0mm Pitch 2X5 Pin Header), COM5 Port, up to one standard RS232 port are provided. They can be used directly via COM cable connection.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| DCD | 1 | 2 | RXD |
| TXD | 3 | 4 | DTR |
| Ground | 5 | 6 | DSR |
| RTS | 7 | 8 | CTS |
| RI | 9 | 10 | NC |

GPIO1:

(2.0mm Pitch 2x5 Pin Header), General-purpose input/output port, it provides a group of self-programming interfaces to customers for flexible use.

| Signal Name | Pin# | Pin# | Signal Name |
|-------------|------|------|-------------|
| Ground | 1 | 2 | NC |
| NC | 3 | 4 | SMB_DATA_R |
| SMB_CLK_R | 5 | 6 | PCH-GPIO56 |
| PCH -GPIO57 | 7 | 8 | PCH -GPIO59 |
| PCH -GPIO58 | 9 | 10 | +5V |

JTAG:

(2.0mm Pitch 2x5 Pin Header), Reserve.

JP1:

(2.0mm Pitch 1x2 Pin Header), Reserve.

JP2:

(2.0mm Pitch 1x2 Pin Header), Reserve.

CAN1/CAN2:


(3.5mm Pitch 1x10 Pin connector), it provides two CAN-bus Interface.

| Pin# | Channel | Signal Name | Function |
|------|---------|-------------|--|
| 1 | | CANL2 | CAN bus Signal L |
| 2 | | R2- | Terminal resistor R-(internally connected |
| | CAN2 | | to CANL2) |
| 3 | | FG | Shield cable (FG) |
| 4 | | R2+ | Terminal resistor R+(internally connected |
| | | | to CANH2) |
| 5 | | CANH2 | CAN bus Signal H |
| 6 | | CANL1 | CAN bus Signal L |
| 7 | | R1- | Terminal resistor R-(internally connected to |
| | CAN1 | | CANL1) |
| 8 | | FG | Shield cable (FG) |
| 9 | | R1+ | Terminal resistor R+(internally connected |
| | | | to CANH1) |
| 10 | | CANH1 | CAN bus Signal H |

【See TB-528CAN2 Manual】

44. TB-528U2 (option):

SBC-7114 Riser Card,TB-528U2 CN3 connect to SBC-7114 CN3 pin Header. TB-528U2 Top:




CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.


USB23(SBC-7114 USB3/USB4):

(Double stack USB type A), Rear USB connector, it provides up to 2 USB2.0 ports, speed up to 480Mb/s.



45. TB-528U4 (option):

SBC-7114 Riser Card,TB-528U4 CN3 connect to SBC-7114 CN3 pin Header. TB-528U4 Top:




CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.

USB12/USB34(USB-HUB):


(Double stack USB type A), Rear USB connector, it provides up to 4 USB2.0 ports, speed up to 480Mb/s.



46. TB-528E1U2POE (option):

SBC-7114 Riser Card,TB-528E1U2POE CN3 connect to SBC-7114 CN3 pin Header, TB-528E1U2POE 12V_OUT1 connect to SBC-7114 BAT2.

TB-528E1U2POE Top:




CN3:

(1.27mm Pitch 2X30 Pin Header), connect to SBC-7114 CN3 pin Header.


USB23(SBC-7114 USB3/USB4):

(Double stack USB type A), Rear USB connector, it provides up to 2 USB2.0 ports, speed up to 480Mb/s.



LAN1:

(RJ45 Connector), Rear LAN port, one standard 10/100/1000M RJ-45 Ethernet ports are provided. Used intel 82574L chipset, LINK LED (green) and ACTIVE LED (green) respectively located at the left-hand and right-hand side of the Ethernet port indicate the activity and transmission state of LAN.



| PSE Function support | | |
|------------------------------|--|--|
| PSE output Voltage 44-DC 57V | | |
| | | |

12V_OUT1:

(3.96mm Pitch 1x2 Pin Header), POE DC12V Output.



| Pin# | Output Voltage | |
|------|----------------|--|
| 1 | 12V_POE | |
| 2 | Ground | |

POE: The Ag5510 input complies with the IEEE802.3at specification. When the inputs are connected to a Power Sourcing Equipment (PSE), they will automatically present a Powered Device (PD) signature to the PSE (when requested). The equipment will then recognise that a PD is connected to that line and supply power.

| Model | U7 | Maximum Output | SBC-7114 |
|--------------|--------|----------------|----------|
| | | Power | |
| TB-528E1UPOE | AG5510 | 40W | • |

12V_OUT3 (option):

(2.0mm Pitch 1x6 Pin Header), Reserve.

```
12V_OUT1 (option) :
          (3.96mm Pitch 1x2 Pin Header), Reserve.

JP3 (option) :
          2.0mm Pitch 1x3 Pin Header), Reserve.

S1 (option) : Reserve.
```

3.1 Operations after POST Screen

After CMOS discharge or BIOS flashing operation, press [Delete] key to enter CMOS Setup.



After optimizing and exiting CMOS Setup

3.2 BIOS Setup Utility

Press [Delete] key to enter BIOS Setup utility during POST, and then a main menu containing system summary information will appear.

3.3 Main Settings

| Aptio Setup U | tility – Cop | oyright (C) 20 | 17 Americ | an Megatrends, Inc.₽ |
|-----------------------|--------------|--------------------|-----------|--|
| Main∂ Advanced∂ | Chipset₽ | Security ₽ | Boot∉ | Save & Exite |
| BIOS Information | | | | Choose the system defaulte |
| BIOS Vendor | Ame | rican Megatre | nds⊬ | Language₽ |
| Core Version | 5.11 | | | 4 |
| Compliancy | UEFI | 2.4; PI 1.3₽ | | 4 |
| Project Version | 7114 | v 0.16 x64⊬ | | the state of the s |
| Build Date and Time | 06/19 | /2017 13:51:3 | 32. | the state of the s |
| 4 | | | | the state of the s |
| Processor Information | M | | | ų. |
| Name | SkyL | ake ^u | | the state of the s |
| Brand String | Intel | (R) Core (| TM) ← | ų. |
| | i3-610 | 00U/i5-6200U | | ė. |
| | (| CPU@2.30GH | Z⊬ | ų. |
| ų. | | | | ₽ |
| Frequency | 2200 | MHz⊍ | | →←: Select Screen⊌ |
| Ą | | | | ↑↓ : Select Item⊌ |
| IGFX VBIOS Version | 1046 | ie. | | Enter: Select⊬ |
| Memory RC Version | 2.0.0. | 1∉ | | +/ಹ್ಫ Charge Opt.ಳ |
| Total Memory | 4096 | MB ↵ | | F1 : General Help⊌ |
| Memory Frequency | 2133 | MHz⊍ | | F2: Previous Values₽ |
| له | | | | F3:Optimized Defaults₽ |
| System Language | [Englis | sh]⊬ | | F4:Save and Exit₽ |
| Ą | | | | ESC Exit₽ |
| System Date | [Sun | 01/01/2009] | | ų. |
| System Time | [00:0 | 0:10]₽ | | ų. |
| e | | | | 4 |
| | | | | 4 |
| | | | | e · |
| Version 2.18.1 | 263. Copy | right (C) 201 | 7 America | n Megatrends , Inc. |

System Time:

Set the system time, the time format is:

Hour: 0 to 23
Minute: 0 to 59
Second: 0 to 59

System Date:

Set the system date, the date format is:

Day: Note that the 'Day' automatically changes when you set the date.

Month: 01 to 12

Date: 01 to 31

Year: 1998 to 2099

3.4 Advanced Settings

| Aptio Setup Utility – Copyright (C) 2017 American Megatrends, Inc. | | | | |
|--|-------------------------|--|--|--|
| Main⊮ Advanced⊮ Chipset⊮ Security⊮ Boot⊮ | Save & Exite | | | |
| 4) | System ACPI Parameters. | | | |
| ►ACPI Settings _€ | ₩ | | | |
| ►AMT Configuration | 4 | | | |
| ►NCT6106D Super IO Configuration | 4 | | | |
| ►NCT6106D HW Monitor | ų. | | | |
| ►IT8528SEC Super IO Configuration | φ | | | |
| ►CPU Configuration | | | | |
| ► Platform Misc Configuration | | | | |
| ► SATA Configuration | →←: Select Screen | | | |
| ► CSM Configuration | ↑↓ : Select Item⊬ | | | |
| ► USB Configuration | Enter: Select- | | | |
| لها | +/ਜ਼ৣ: Charge Opt.⊌ | | | |
| 47 | F1 : General Help | | | |
| | F2: Previous Values | | | |
| | F3:Optimized Defaults₽ | | | |
| | F4:Save and Exit⊌ | | | |
| | ESC Exite | | | |
| Version 2.18.1263. Copyright (C) 2017 Americ | an Megatrends , Inc.∞ | | | |

3.4.1 ACPI Settings

Enable ACPI Auto Configuration:

[Disabled]

[Enabled]

Enable Hibernation:

[Enabled]

[Disabled]

ACPI Sleep State:

[S3 (Suspend to RAM)]

[Suspend Disabled]

Lock Legacy Resources:

[Disabled]

[Enabled]

S3 Video Repost:

[Disabled]

[Enabled]

ACPI Low Power SO Idle:

[Disabled]

[Enabled]

3.4.2 AMT Configuration

Intel AMT [Disabled] [Disabled] **BIOS Hotkey Pressed** MEBx Selection Screen [Disabled] Hide Un-Configure ME Configuration [Disabled] Prompt MEBx Debug Message Output [Disabled] Un-Configure ME [Disabled] Amt Wait Timer ASF [Enabled] **Activate Remote Assistance Process** [Disabled]

USB Provisioning of AMT [Enabled]
PET Progress [Enabled]
AMT CIRA Timeout 0

WatchDog [Disabled]

OS Timer 0

3.4.3 NCT6106D Super IO Configuration

Super IO Chip NCT6106D

Serial Port 1 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=3F8h; IRQ=4;

BIOS Timer

0

Change Settings [Auto]

F75111 COM1 Config

[RS-232 Mode]

[RS-485 Mode]

[RS-422 Mode]

Serial Port 2 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=2F8h; IRQ=3;

Change Settings [Auto]

Serial Port 3 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=3E8h; IRQ=7;

Change Settings [Auto]

Serial Port 4 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=2E8h; IRQ=7;

Change Settings [Auto]

Serial Port 5 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=2F0h; IRQ=7;

Change Settings [Auto]

COM5 Config [RS-485 Mode]

[RS-422 Mode]

Serial Port 6 Configuration

Serial port [Enabled]

[Disabled]

Device Settings IO=2E0h; IRQ=7;

Change Settings [Auto]

COM6 Config [RS-485 Mode]

[RS-422 Mode]

Power Failure [Power OFF]

[Power ON]

[Last state]

3.4.4 NCT6106D HW Monitor

Pc Health Status

 CPU Temperature
 : 38

 CPU Fan Speed
 : N/A

 VCORE
 : +0.872V

 12V
 : +11.864V

 5V
 : +5.299V

 VCC3V
 : +3.472V

3.4.5 IT8528SEC Suoer IO Configuration

CPU Signature

EC VERSION 7114E005
Super IO Chip IT8528SEC

3.4.6 CPU Configuration

Intel(R) Core(TM) i5-6200U CPU @ 2.30GHz

Microcode Patch9EMax CPU Speed2300 MHzMix CPU Speed400MHzCPU Speed2200 MHzProcessor Cores2Hyper Threading TechnologySupported

Hyper Threading Technology Supported Intel VT-X Technology Supported Intel SMX Technology Not Supported 64-bit Supported EIST Technology Supported CPU C3 state Supported CPU C6 state Supported CPU C7 state Supported CPU C8 state Supported

406E3

| CPU C9 state | Supported |
|---------------------------------|-----------------------------|
| CPU C10 state | Supported |
| L1 Date Cache | 32KB x 2 |
| L1 Code Cache | 32KB x 2 |
| L2 Cache | 256 KB x 2 |
| L3 Cache | 3 MB |
| L4 Cache | Not Present |
| | |
| Hyper-threading | [Enabled] |
| Active Processor Cores | [AII] |
| Overclocking lock | [Disabled] |
| Intel Virtualization Technology | [Enabled] |
| Hardware Prefetcher | [Enabled] |
| Adjacent Cache Line Prefetch | [Enabled] |
| CPU AES | [Enabled] |
| Boot performance mode | [Max Non-Turbo Performance] |
| Intel(R) Speed Shift Technology | [Enabled] |
| Intel(R) SpeedStep(tm) | [Enabled] |
| Turbo Mode | [Enabled] |
| Package Power Limit MSR Lock | [Disabled] |
| 1-Core Ratio Limit Override | 0 |
| 2-Core Ratio Limit Override | 0 |
| Configurable TDP Boot Mode | [Nominal] |
| Configurable TDP Lock | [Disabled] |
| CTDP BIOS control | [Disabled] |
| Platform PL1 Enable | [Disabled] |
| Platform PL2 Enable | [Disabled] |
| CPU C states | [Enabled] |
| Enhanced C-states | [Enabled] |
| C-State Auto Demotion | [C1 and C3] |
| C-State Un- Demotion | [C1 and C3] |
| Package C state demotion | [Enabled] |
| Package C state undemotion | [Enabled] |
| CState Pre-Wake | [Enabled] |
| Package C State limit | [AUTO] |
| CFG lock | [Enabled] |
| Power Limit 3 Settings | |
| Power Limit 3 Override | [Disabled] |

▶ Power Limit 4 Settings

Power Limit 4 Override [Disabled]

► CPU Thermal Configuration

CPU DTS [Disabled]

TCC Activation Offset 0

ACPI 3.0 T-States [Disabled]

Debug Interface [Disabled]

Debug Interface Lock [Enabled]

SW Guard Extensions(SGX) [Software Controlled]

Select Owner EPOCH input type [No Change In Owner EPOCHS]

PRMRR Size [AUTO]

3.4.7 Platform Misc Configuration

Native PCIE Enable [Enabled]
Native ASPM [Auto]

BDAT ACPI Table Support [Disabled]

Intel Ready Mode Technology [Disabled]

ACPI Debug [Disabled]

PTID Support [Enabled]

PECI Access Method [Direct I/O]

Firmware Configuration [Test]

ZpODD Support [Disabled]

PCI Delay Optimization [Disabled]

▶ DPTF Configuration

DPTF [Enabled]

► Platform Setting

Pmic Vcc IO Level [Disabled]
Pmic Vddq Level [Disabled]

Power Sharing Manager [Disabled]
Select Camera [IVCAM]
Enable 3D Camera DFU device [Disabled]

Wireless device [Disabled]

WRDS Package

WiFi SAR [Disabled]
HID Event Filter Driver [Disabled]
Enable Wireless Charge Support [Disabled]
Enable FFU Support [Disabled]

3.4.8 SATA Configuration

SATA Controller(S) [Enabled]
SATA Mode [AHCI]
SATA Test Mode [Disabled]

► Software Feature Mask SATA Controller

Aggressive LPM Support [Enabled]
SATA Controller Speed [Default]

Serial ATA Port 0 **Empty** Software Preserve Unknown Port 0 [Enabled] Hot Plug [Disabled] **External SATA** [Disabled] Spin Up Device [Disabled] [Hard Disk Drive] **SATA Device Type** Topology [Unknown] Device Sleep [Disabled] SATA DEVSLEP Idle Timeout Config [Disabled]

Serial ATA Port 1 **Empty** Software Preserve Unknown Port 1 [Enabled] Hot Plug [Disabled] External SATA [Disabled] Spin Up Device [Disabled] SATA Device Type [Hard Disk Drive] [Unknown] Topology

Device Sleep [Disabled]
SATA DEVSLEP Idle Timeout Config [Disabled]

Serial ATA Port 2 **Empty** Software Preserve Unknown Port 2 [Enabled] Hot Plug [Disabled] External SATA [Disabled] Spin Up Device [Disabled] **SATA Device Type** [Hard Disk Drive] [Unknown] Topology **Device Sleep** [Disabled] SATA DEVSLEP Idle Timeout Config [Disabled]

Serial ATA Port 3 **Empty** Software Preserve Unknown Port 3 [Enabled] Hot Plug [Disabled] **External SATA** [Disabled] Spin Up Device [Disabled] SATA Device Type [Hard Disk Drive] [Unknown] Topology Device Sleep [Disabled] SATA DEVSLEP Idle Timeout Config [Disabled]

Serial ATA Port 4 **Empty** Software Preserve Unknown Port 4 [Enabled] Hot Plug [Disabled] External SATA [Disabled] Spin Up Device [Disabled] SATA Device Type [Hard Disk Drive] Topology [Unknown] Device Sleep [Disabled] SATA DEVSLEP Idle Timeout Config [Disabled]

Serial ATA Port 5 Empty
Software Preserve Unknown

| Port 5 | [Enabled] |
|----------------------------------|-------------------|
| Hot Plug | [Disabled] |
| External SATA | [Disabled] |
| Spin Up Device | [Disabled] |
| SATA Device Type | [Hard Disk Drive] |
| Topology | [Unknown] |
| Device Sleep | [Disabled] |
| SATA DEVSLEP Idle Timeout Config | [Disabled] |

3.4.9 CSM Configuration

Compatibility Support Module Configuration

CSM Support [Enabled]

CSM16 Module Version 07.79

GateA20 Active [Upon Request]
Option ROM Messages [Force BIOS]
INT19 Trap Response [Immediate]

Boot option filter [UEFI and Legacy]

Option ROM execution

Network [Do not launch]
Storage [UEFI]
Video [Legacy]
Other PCI devices [UEFI]

3.4.10 USB Configuration

USB Module Version 16

USB Controllers:

1XHCI

USB Devices:

1 Keyboard,1 Mouse

Legacy USB Support [Enabled]

VITAM-9XXA Series User Manual

68

XHCI Hand-off [Enabled]
USB Mass Storage Driver Support [Enabled]
Port 60/64 Emulation [Disabled]

USB Hardware delays and time-outs:

USB transfer time-out [20 sec]
Device reset time-out [20 sec]
Device power-up delay [Auto]

3.5 Chipset Settings



3.5.1 System Agent (SA) Configuration

| System Agent Bridge Name | Skylake |
|-----------------------------|------------------|
| SA PCIe Code Version | 2.0.0.0 |
| VT-d | Supported |
| | |
| VT-d | [Enabled] |
| Primary IGFX Boot Display | [VBIOS Deafault] |
| Secondary IGFX Boot Display | [Disabled] |
| Active LFP | [eDP Port-A] |
| Panel Color Depth | [18 Bit] |

| LCD Backlight Contro | ol [PWM Normal by BIOS] |
|-------------------------------|---------------------------|
| BIOS Control Backlig | ht Level [Level |
| 7 |] |
| ► Graphics Configuration | |
| IGFX VBIOS Version | 1046 |
| Graphics Turbo IM | ON Current 31 |
| | |
| Skip Scanning of Exte | ernal Gfx Card [Disabled] |
| Primary Display | [Auto] |
| Primary PEG | [Auto] |
| Primary PCIE | [Auto] |
| Internal Graphics | [Auto] |
| GTT Size | [8MB] |
| Aperture Size | [256MB] |
| DVMT Pre-Allocated | [32M] |
| DVMT Total Gfx Me | m [256M] |
| Gfx Low Power Mo | de [Enabled] |
| VDD Enable | [Enabled] |
| PM Support | [Enabled] |
| PAVP Enable | [Enabled] |
| Cdynmax Clamping | Enable [Enabled] |
| Cd Clock Frequency | [675MHz] |
| ► Intel(R) Ultrabook Event Su | ıpport |
| IUER Slate Enable | [Disabled] |
| IUER Dock Enable | [Disabled] |
| IUER Button Enable | [Disabled] |
| | |
| ► DMI/OPI Configuration | |
| DMI Vc1 Control | [Disabled] |
| DMI Vcm Control | [Enabled] |
| ► Memory Configuration | |
| Memory RC Version | 2.0.0.1 |
| Memory Frequency | 2133MHz |
| Total Memory | 4096MB |
| VDD | 1200 |
| DIMM#0 | 4096MB |
| DIMM#1 | Not Present |
| DIMM#2 | Not Present |

Memory Timings(tCL-tRCD-tRP-tRAS) 5-36 MRC ULT Safe Conifg [Disabled] Maximum Memory Frequency [Auto] **HOB Buffer Size** [Auto] **ECC Support** [Enabled] Max TOLUD [Dynamic] LCD Backlight Mode [PWM] [PWM Normal by BIOS] **Backlight Control BIOS Control Backlight Level** [Level 7] SA GV [Enabled] [MRC default] SA GV Low Freq **Energy Performance Gain** [Disabled] EPG DIMM Idd3N 26 EPG DIMM Idd3P 11 Retrain on Fast fall [Enabled] **Enable RH Prevention** [Enabled] **Row Hammer Solution** [Hardware RHP] RH Activation Probability [1/2^11] Exit On Failure(MRC) [Enabled] MC Lock [Enabled] Probeless Trace [Disabled] Enable/Disable IED(Intel Enhanced Debug) [Disabled] Ch Hash Support [Enabled] Ch Hash Mask 12488 Ch Hash Interleaved Bit [BIT8] VC1 Read Metering [Enabled] VC1 RdMeter Time Window 800 VC1 RdMeter Threshold 280 Strong Weak Leaker 7 Memory Scrambler [Enabled] Channel A DIMM Control [Enable both DIMMS] Channel B DIMM Control [Enable both DIMMS] Force Single Rank [Disabled] [Enabled] Memory Remap Time Measure [Disabled]

[Set B]

Not Present

Lpddr Mem WL Set

DIMM#3

| EV Loader | [Disabled] | |
|---|--------------|--|
| EV Loader Delay | [Enabled] | |
| Fast Boot | [Enabled] | |
| DLL Weak Lock Support | [Enabled] | |
| ► Memory Thermal Configuration | | |
| ► Memory Power and Thermal Throttling | | |
| DDR PowerDown and idle counter | [BIOS] | |
| For LPDDR Only:DDR PowerDown and idle counter | | |
| | [BIOS] | |
| REFRESH_2X_MODE | [Disabled] | |
| LPDDR Thermal Sensor | [Enabled] | |
| SelfRefresh Enable | [Enabled] | |
| SelfRefresh IdleTimer | 512 | |
| Throttler CKEMin Defeature | [Enabled] | |
| Throttler CKEMin Timer | 48 | |
| For LPDDR Only:Throttler CKEMin Defeature | | |
| | Enabled] | |
| For LPDDR Only:Throttler CKEMin Timer | | |
| | 64 | |
| Pwr Down Idle Timer | 0 | |
| ► Dram Power Idle Timer | | |
| Use user provided power weights, scale factor, and ch | nannel power | |
| floor values | [Disabled] | |
| Energy Scale factor | 4 | |
| | | |
| Idle Energy Ch0Dimm0 | 10 | |
| PowerDown Energy Ch0Dimm0 | 6 | |
| Activate Energy Ch0Dimm0 | 172 | |
| Read Energy Ch0Dimm0 | 212 | |
| Write Energy Ch0Dimm0 | 221 | |
| | | |
| Idle Energy Ch0Dimm1 | 10 | |
| PowerDown Energy Ch0Dimm1 | 6 | |
| Activate Energy Ch0Dimm1 | 172 | |
| Read Energy Ch0Dimm1 | 212 | |
| Write Energy Ch0Dimm1 | 221 | |
| | | |
| Idle Energy Ch1Dimm0 | 10 | |
| VITAM-9XXA Series User Manual | 72 | |

| PowerDown Energy Ch1Dimm0 | 6 |
|-----------------------------------|------------|
| Activate Energy Ch1Dimm0 | 172 |
| Read Energy Ch1Dimm0 | 212 |
| Write Energy Ch1Dimm0 | 221 |
| | |
| Idle Energy Ch1Dimm0 | 10 |
| PowerDown Energy Ch1Dimm0 | 6 |
| Activate Energy Ch1Dimm0 | 172 |
| Read Energy Ch1Dimm0 | 212 |
| Write Energy Ch1Dimm0 | 221 |
| Idle Energy Ch1Dimm1 | 10 |
| PowerDown Energy Ch1Dimm1 | 6 |
| Activate Energy Ch1Dimm1 | 172 |
| Read Energy Ch1Dimm1 | 212 |
| Write Energy Ch1Dimm1 | 221 |
| N. B. G. G. G. The could December | |
| ► Memory Thermal Reporting | Frankladî |
| Lock Thermal:Management Registers | Enabled] |
| Memory Thermal Reporting | |
| Extern Therm Status | [Disabled] |
| Closed Loop Therm Manage | [Disabled] |
| Open Loop Therm Manage | [Disabled] |
| Thermal Threhold Settings | |
| Warm Threshold Ch0 Dimm0 | 255 |
| Warm Threshold Ch0 Dimm1 | 255 |
| Hot Threshold Ch0 Dimm0 | 255 |
| Hot Threshold Ch0 Dimm1 | 255 |
| Warm Threshold Ch1 Dimm0 | 255 |
| Warm Threshold Ch1 Dimm1 | 255 |
| Hot Threshold Ch1 Dimm0 | 255 |
| Hot Threshold Ch1 Dimm1 | 255 |
| Thermal Throttle Budget Settings | |
| | |

| Warm Budget Ch0 Dimm0 | 255 |
|-----------------------------------|------------|
| Warm Budget Ch0 Dimm1 | 255 |
| Hot Budget Ch0 Dimm0 | 255 |
| Hot Budget Ch0 Dimm1 | 255 |
| Warm Budget Ch1 Dimm0 | 255 |
| W arm Budget Ch1 Dimm1 | 255 |
| Hot Budget Ch1 Dimm0 | 255 |
| Hot Budget Ch1 Dimm1 | 255 |
| ► Memory RAPL | |
| Rapl Power Floor Ch0 | 0 |
| Rapl Power Floor Ch1 | 0 |
| RAPL PL Lock | [Disabled] |
| RAPL PL 1 enable | [Disabled] |
| RAPL PL 1 Power | 0 |
| RAPL PL 1 WindowX | 0 |
| RAPL PL 1 WindowY | 0 |
| RAPL PL 1 enable | [Disabled] |
| RAPL PL 1 Power | 0 |
| RAPL PL 1 WindowX | 0 |
| RAPL PL 1 WindowY | 0 |
| Memory Thermal Management | [Disabled] |
| ► Memory Training Algorithms | |
| Early Command Training | [Disabled] |
| SenseAmp Offset Training | [Enabled] |
| Early ReadMPR Timing Centering 2D | [Enabled] |
| Read MPR Training | [Enabled] |
| Receive Enable Training | [Enabled] |
| Jedec Write Leveling | [Enabled] |
| Early Write Time Centering 2D | [Enabled] |
| Early Read Time Centering 2D | [Enabled] |
| Write Timing Centering 1D | [Enabled] |
| Write Voltage Centering 1D | [Enabled] |
| Read Timing Centering 1D | [Enabled] |
| Dimm ODT Training* | [Enabled] |

| Max RTT_WR | [ODT Off] |
|---------------------------------------|------------|
| DIMM RON Training* | [Enabled] |
| Write Drive Strength/Equalization 2D* | [Disabled] |
| Write Slew Rate Training* | [Enabled] |
| Read ODT Training* | [Enabled] |
| Read Equalization Training* | [Enabled] |
| Read Amplifier Training* | [Enabled] |
| Write Timing Centering 2D | [Enabled] |
| Read Timing Centering 2D | [Enabled] |
| Command Voltage Centering | [Enabled] |
| Write Voltage Centering | [Enabled] |
| Read Voltage Centering 2D | [Enabled] |
| Late Command Training | [Enabled] |
| Round Trip Latency | [Enabled] |
| Turn Around Timing Training | [Enabled] |
| Rank Margin Tool | [Disabled] |
| Memory Test | [Disabled] |
| DIMM SPD Alias Test | [Enabled] |
| Receive Enable Centering 1D | [Enabled] |
| Retrain Margin Check | [Enabled] |
| Command Power Training | [Disabled] |
| | |

► GT-Power Management Control

GT Info GT2

RC6(Render Standby) [Enabled]

3.5.2 PCH-IO Configuration

Intel PCH RC Version 2.0.0.0

Intel PCH SKU Name PCH-LP Mobile(U)

Premium SKU

Intel PCH REV ID 21/C1

► PCI Express Configuration

PCI Express Clock Gating [Enabled]

DMI Link ASPM Control [Enabled]

Port8xh Decode [Disabled]

| Peer Memory Write Enable | [Disabled] |
|------------------------------|-------------------|
| Compliance Test Mode | [Disabled] |
| PCIe-USB Glitch W/A | [Disabled] |
| PCIe function swap | [Enabled] |
| ► PCI Express Gen3 Eq Lanes | [Enabled] |
| Override SW EQ Settings | [Disabled] |
| | |
| ► PCI Express Root Port 1 | |
| PCI Express Root Port 1 | [Enabled] |
| Topology | [Unknown] |
| ASPM Support | [Auto] |
| L1 SubStates | [L1.1&L1.2] |
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| | |

[Disabled]

PCIE LTR Lock

PCH PCIe CLKREQ# Configuration

PCIE1 CLKREQ Mapping Override [Default]
Snoop Latency Ocerride [Auto]
Non Snoop Latency Ocerride [Auto]

► PCI Express Root Port 2

PCI Express Root Port 2 [Enabled] [Unknown] Topology **ASPM Support** [Auto] L1 SubStates [L1.1&L1.2] Gen3 Eq Phase3 Method [Software Search] **UPTP DPTP** 7 ACS [Enabled] URR [Disabled] FER [Disabled] **NFER** [Disabled] CER [Disabled] CTO [Disabled] SEFE [Disabled] **SENFE** [Disabled] **SECE** [Disabled] PME SCI [Enabled] Hot Plug [Disabled] Advanced Error Reporting [Enabled] PCIe Speed [Auto] Transmitter Half Swing [Disabled] Detect Non-Compliance Device [Disabled] Extra Bus Reserved 0 Reserved Memory 10 Prefetchable Memory 10 Reserved I/O 4 PCIE Cp 2 PCIE Cm 6 PCIE LTR [Enabled] PCIE LTR Lock [Disabled]

PCH PCIe CLKREQ# Configuration

| PCIE2 CLKREQ Mapping Override | [Default] |
|--------------------------------|-------------------|
| Snoop Latency Ocerride | [Auto] |
| Non Snoop Latency Ocerride | [Auto] |
| ► PCI Express Root Port 3 | |
| PCI Express Root Port 3 | [Enabled] |
| Topology | [Unknown] |
| ASPM Support | [Auto] |
| L1 SubStates | [L1.1&L1.2] |
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| PCIE LTR Lock | [Disabled] |
| PCH PCIe CLKREQ# Configuration | |
| PCIE3 CLKREQ Mapping Override | [Default] |
| Snoop Latency Ocerride | [Auto] |

| Non Snoop Latency Ocerride | [Auto] |
|--------------------------------|-------------------|
| ► PCI Express Root Port 4 | |
| PCI Express Root Port 4 | [Enabled] |
| Topology | [Unknown] |
| ASPM Support | [Auto] |
| L1 SubStates | [L1.1&L1.2] |
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| PCIE LTR Lock | [Disabled] |
| PCH PCIe CLKREQ# Configuration | |
| PCIE4 CLKREQ Mapping Override | [Default] |
| Snoop Latency Ocerride | [Auto] |
| Non Snoop Latency Ocerride | [Auto] |

► PCI Express Root Port 5

PCI Express Root Port 5 [Enabled] [Unknown] Topology **ASPM Support** [Auto] [L1.1&L1.2] L1 SubStates Gen3 Eq Phase3 Method [Software Search] **UPTP** DPTP 7 ACS [Enabled] URR [Disabled] FER [Disabled] **NFER** [Disabled] CER [Disabled] CTO [Disabled] **SEFE** [Disabled] **SENFE** [Disabled] **SECE** [Disabled] PME SCI [Enabled] Hot Plug [Disabled] Advanced Error Reporting [Enabled] PCIe Speed [Auto] [Disabled] Transmitter Half Swing Detect Non-Compliance Device [Disabled] Extra Bus Reserved 0 Reserved Memory 10 Prefetchable Memory 10 Reserved I/O 4 PCIE Cp 2 PCIE Cm 6 PCIE LTR [Enabled] PCIE LTR Lock [Disabled] PCH PCIe CLKREQ# Configuration PCIE5 CLKREQ Mapping Override [Default]

PCIE5 CLKREQ Mapping Override [Default]
Snoop Latency Ocerride [Auto]
Non Snoop Latency Ocerride [Auto]

► PCI Express Root Port 6

PCI Express Root Port 6 [Enabled]

| Topology | | [Unknown] |
|-------------------|-----------------------|-------------------|
| ASPM Su | nnort | [Auto] |
| L1 SubSta | • • | [L1.1&L1.2] |
| | Phase3 Method | [Software Search] |
| • | riiases ivietiiou | - |
| UPTP | | 5 |
| DPTP | | 7 [Frahlad] |
| ACS | | [Enabled] |
| URR | | [Disabled] |
| FER | | [Disabled] |
| NFER | | [Disabled] |
| CER | | [Disabled] |
| СТО | | [Disabled] |
| SEFE | | [Disabled] |
| SENFE | | [Disabled] |
| SECE | | [Disabled] |
| PME SCI | | [Enabled] |
| Hot Plug | | [Disabled] |
| Advanced | Error Reporting | [Enabled] |
| PCIe Spe | ed | [Auto] |
| Transmitt | er Half Swing | [Disabled] |
| Detect No | on-Compliance Device | [Disabled] |
| Extra Bus | Reserved | 0 |
| Reserved | Memory | 10 |
| Prefetcha | ble Memory | 10 |
| Reserved | 1/0 | 4 |
| PCIE Cp | | 2 |
| PCIE Cm | | 6 |
| PCIE LTR | | [Enabled] |
| PCIE LTR I | Lock | [Disabled] |
| - | | ,, |
| PCH PCIe | CLKREQ# Configuration | |
| | (REQ Mapping Override | [Default] |
| | tency Ocerride | [Auto] |
| • | pp Latency Ocerride | [Auto] |
| .1011 31100 | | [, (0.0)] |
| ► PCI Express Ro | ot Port 7 | |
| , . J/\p/ 000 1\0 | | |

PCI Express Root Port 7

Topology

[Enabled] [Unknown]

| ASPM Support | [Auto] |
|--------------------------------|-------------------|
| L1 SubStates | [L1.1&L1.2] |
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| PCIE LTR Lock | [Disabled] |
| | |
| PCH PCIe CLKREQ# Configuration | |
| PCIE7 CLKREQ Mapping Override | [Default] |
| Snoop Latency Ocerride | [Auto] |
| Non Snoop Latency Ocerride | [Auto] |
| | |
| CI Express Root Port 8 | |

▶ PCI

[Enabled] PCI Express Root Port 8 Topology [Unknown] [Auto] **ASPM Support**

| L1 SubStates | [L1.1&L1.2] |
|--------------------------------|-------------------|
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| PCIE LTR Lock | [Disabled] |
| PCH PCIe CLKREQ# Configuration | |
| PCIE8 CLKREQ Mapping Override | [Default] |
| Snoop Latency Ocerride | [Auto] |
| Non Snoop Latency Ocerride | [Auto] |
| ► PCI Express Root Port 9 | |
| PCI Express Root Port 9 | [Enabled] |
| Topology | [Unknown] |
| ASPM Support | [Auto] |
| L1 SubStates | [L1.1&L1.2] |

| Gen3 Eq Phase3 Method | [Software Search] |
|--------------------------------|-------------------|
| UPTP | 5 |
| DPTP | 7 |
| ACS | [Enabled] |
| URR | [Disabled] |
| FER | [Disabled] |
| NFER | [Disabled] |
| CER | [Disabled] |
| СТО | [Disabled] |
| SEFE | [Disabled] |
| SENFE | [Disabled] |
| SECE | [Disabled] |
| PME SCI | [Enabled] |
| Hot Plug | [Disabled] |
| Advanced Error Reporting | [Enabled] |
| PCIe Speed | [Auto] |
| Transmitter Half Swing | [Disabled] |
| Detect Non-Compliance Device | [Disabled] |
| Extra Bus Reserved | 0 |
| Reserved Memory | 10 |
| Prefetchable Memory | 10 |
| Reserved I/O | 4 |
| PCIE Cp | 2 |
| PCIE Cm | 6 |
| PCIE LTR | [Enabled] |
| PCIE LTR Lock | [Disabled] |
| PCH PCIe CLKREQ# Configuration | |
| PCIE9 CLKREQ Mapping Override | [Default] |
| Snoop Latency Ocerride | [Auto] |
| Non Snoop Latency Ocerride | [Auto] |
| ► PCI Express Root Port 10 | |
| PCI Express Root Port 10 | [Enabled] |
| Topology | [Unknown] |
| ASPM Support | [Auto] |
| L1 SubStates | [L1.1&L1.2] |
| Gen3 Eq Phase3 Method | [Software Search] |
| UPTP | 5 |
| | |

| | DPTP | / |
|--------------|--------------------------------|-------------------|
| | ACS | [Enabled] |
| | URR | [Disabled] |
| | FER | [Disabled] |
| | NFER | [Disabled] |
| | CER | [Disabled] |
| | СТО | [Disabled] |
| | SEFE | [Disabled] |
| | SENFE | [Disabled] |
| | SECE | [Disabled] |
| | PME SCI | [Enabled] |
| | Hot Plug | [Disabled] |
| | Advanced Error Reporting | [Enabled] |
| | PCIe Speed | [Auto] |
| | Transmitter Half Swing | [Disabled] |
| | Detect Non-Compliance Device | [Disabled] |
| | Extra Bus Reserved | 0 |
| | Reserved Memory | 10 |
| | Prefetchable Memory | 10 |
| | Reserved I/O | 4 |
| | PCIE Cp | 2 |
| | PCIE Cm | 6 |
| | PCIE LTR | [Enabled] |
| | PCIE LTR Lock | [Disabled] |
| | PCH PCIe CLKREQ# Configuration | |
| | PCIE10 CLKREQ Mapping Override | [Default] |
| | Snoop Latency Ocerride | [Auto] |
| | Non Snoop Latency Ocerride | [Auto] |
| ► PCI | Express Root Port 11 | |
| | PCI Express Root Port 11 | [Enabled] |
| | Topology | [Unknown] |
| | ASPM Support | [Auto] |
| | L1 SubStates | [L1.1&L1.2] |
| | Gen3 Eq Phase3 Method | [Software Search] |
| | UPTP | 5 |
| | DPTP | 7 |
| | | |

| ACS | [Enabled] | |
|--------------------------------|-------------------|--|
| URR | [Disabled] | |
| FER | [Disabled] | |
| NFER | [Disabled] | |
| CER | [Disabled] | |
| CTO | [Disabled] | |
| | - | |
| SEFE | [Disabled] | |
| SENFE | [Disabled] | |
| SECE | [Disabled] | |
| PME SCI | [Enabled] | |
| Hot Plug | [Disabled] | |
| Advanced Error Reporting | [Enabled] | |
| PCle Speed | [Auto] | |
| Transmitter Half Swing | [Disabled] | |
| Detect Non-Compliance Device | [Disabled] | |
| Extra Bus Reserved | 0 | |
| Reserved Memory | 10 | |
| Prefetchable Memory | 10 | |
| Reserved I/O | 4 | |
| PCIE Cp | 2 | |
| PCIE Cm | 6 | |
| PCIE LTR | [Enabled] | |
| PCIE LTR Lock | [Disabled] | |
| PCH PCIe CLKREQ# Configuration | | |
| PCIE11 CLKREQ Mapping Override | [Default] | |
| Snoop Latency Ocerride | [Auto] | |
| Non Snoop Latency Ocerride | [Auto] | |
| , , | | |
| ► PCI Express Root Port 12 | | |
| PCI Express Root Port 12 | [Enabled] | |
| Topology | [Unknown] | |
| ASPM Support | [Auto] | |
| L1 SubStates | [L1.1&L1.2] | |
| Gen3 Eq Phase3 Method | [Software Search] | |
| UPTP | 5 | |
| DPTP | 7 | |
| ACS | [Enabled] | |
| | | |

| URR | [Disabled] | |
|---|------------|--|
| FER | [Disabled] | |
| NFER | [Disabled] | |
| CER | [Disabled] | |
| СТО | [Disabled] | |
| SEFE | [Disabled] | |
| SENFE | [Disabled] | |
| SECE | [Disabled] | |
| PME SCI | [Enabled] | |
| Hot Plug | [Disabled] | |
| Advanced Error Reporting | [Enabled] | |
| PCIe Speed | [Auto] | |
| Transmitter Half Swing | [Disabled] | |
| Detect Non-Compliance Device | [Disabled] | |
| Extra Bus Reserved | 0 | |
| Reserved Memory | 10 | |
| Prefetchable Memory | 10 | |
| Reserved I/O | 4 | |
| PCIE Cp | 2 | |
| PCIE Cm | 6 | |
| PCIE LTR | [Enabled] | |
| PCIE LTR Lock | [Disabled] | |
| | | |
| PCH PCIe CLKREQ# Configuration | | |
| PCIE12 CLKREQ Mapping Override | [Default] | |
| Snoop Latency Ocerride | [Auto] | |
| Non Snoop Latency Ocerride | [Auto] | |
| Number 6 | | |
| ► USB Configuration | [D: -] | |
| USB Precondition | [Disabled] | |
| XHCI Disable Compliance Mode | [FALSE] | |
| xDCI Support | [Disabled] | |
| USB Port Disable Override | [Disabled] | |
| ► BIOS Security Configuration RTC Lock | [Enabled] | |
| BIOS Lock | [Enabled] | |
| ► HD Audio Configuration | [Disabled] | |
| HD Audio | [Autio] | |
| TID Addio | [Autio] | |

Audio DSP [Disabled]
HDA-Link Codec Select [Platform Onboard]
iDisplay Audio Disconnect [Disabled]
PME Enable [Disabled]

► HD Audio Advanced Configuration

HD Audio Subsystem Advanced Configuration Settings

I/O Buffer Control:

I/O Buffer Ownership [HD-Audio Link]
I/O Buffer Voltage Select [3.3V]

Statically Switchable BCLK Clock

Frequency Configuration:

HD Audio Link Frequency [24MHz]
iDisplay Link Frequency [96MHz]

► HD Audio DSP Features Configuration

HD Audio Subsystem Features Configuration(ACPI)

Audio DSP NHLT Endpoints:

Configuration:

DMIC [4 Mic Array]
Bluetooth [Disabled]
12S [Disabled]

Audio DSP Feature Support:

WoV(Wake on Voice) [Disabled]
Bluetooth Sideband [Disabled]
BT Intel HFP [Disabled]
BT Intel A2DP [Disabled]
Codec based VAD [Disabled]
DSP based Speech.Pre-Peocessing Disabled [Disabled]

Voice Activity Detection [Intel Wake on Voice]

Audio DSP Pre/Post-Processing

Module Support:

Waves [Disabled]
DTS [Disabled]
IntelSst Speech [Disabled]

| Dolby | [Disabled] |
|------------------------------|---------------|
| ForteMedia SAMSoft | [Disabled] |
| Intel WoV | [Disabled] |
| Sound Research IP | [Disabled] |
| Conexant Pre-Process | [Disabled] |
| Conexant Smart Amp | [Disabled] |
| Custom Module 'Alpha' | [Disabled] |
| Custom Module 'Beta' | [Disabled] |
| Custom Module 'Gamma' | [Disabled] |
| ► Serial IO Configuration | |
| Touch Panel | [SPI Touch] |
| BT/UART Mux Select | [UART Signal] |
| I2C0 Controller | [Disabled] |
| I2C1 Controller | [Disabled] |
| I2C2 Controller | [Disabled] |
| 12C3 Controller | [Disabled] |
| 12C4 Controller | [Disabled] |
| 12C5 Controller | [Disabled] |
| SPIO Controller | [Disabled] |
| SPI1 Controller | [Disabled] |
| UARTO Controller | [Disabled] |
| UART1 Controller | [Disabled] |
| UART2 Controller | [Disabled] |
| GPIO Controller | [Enabled] |
| di lo controller | [Enabled] |
| ► Serial IO GPIO Settings | |
| GPIO IRQ Route | [IRQ14] |
| WITT/MITT Test Device | [Disabled] |
| UART Test Device | [Disabled] |
| Addtional Serial IO devices | [Disabled] |
| ► SerialIO timing parameters | |
| SerialIO timing parameters | [Disabled] |
| ► SkyCam Configuration | |
| SkyCam CIO2 Device | [Disabled] |
| Control Logic 0 | [Disabled] |
| | |

| Control Logic 1 | [Disabled] |
|--------------------------------|------------|
| Control Logic 2 | [Disabled] |
| Control Logic 3 | [Disabled] |
| Link0 | [Disabled] |
| Link1 | [Disabled] |
| Link2 | [Disabled] |
| Link3 | [Disabled] |
| PORT-A HS-RXEN/TEM-EN Override | [Disabled] |
| PORT-B HS-RXEN/TEM-EN Override | [Disabled] |
| PORT-C HS-RXEN/TEM-EN Override | [Disabled] |
| PORT-D HS-RXEN/TEM-EN Override | [Disabled] |
| PORT-A CTLE | [Enabled] |
| PORT-B CTLE | [Enabled] |
| PORT-C/D CTLE | [Enabled] |
| PORT-A CTLE CAP Value | е |
| PORT-A CTLE RES Value | d |
| PORT-B CTLE CAP Value | е |
| PORT-B CTLE RES Value | d |
| PORT-C/D CTLE CAP Value | е |
| PORT-C/D CTLE RES Value | d |
| PORT-A TRIM | [Enabled] |
| PORT-B TRIM | [Enabled] |
| PORT-C TRIM | [Enabled] |
| PORT-D TRIM | [Enabled] |
| PORT-A Data Trim Value | bbbb |
| PORT-B Data Trim Value | bbbb |
| PORT-C/D Data Trim Value | сссс |
| PORT-A Clk Trim Value | а |
| PORT-B Clk Trim Value | a |
| PORT-C Clk Trim Value | 9 |
| PORT-D Clk Trim Value | a |
| | |
| Configuration | |

► SCS Configuration

| eMMC 5.0 Controller | [Enabled] |
|-----------------------|------------|
| eMMC 5.0 HS400 Mode | [Enabled] |
| Driver Strength | [33 Ohm] |
| SDCard 3.0 Controller | [Disabled] |

► ISH Configuration

ISH Controller [Disabled]
PDT Unlock Message [Disabled]

► TraceHub Configuration Menu

TraceHub Enabled Mode [Disabled]
MemRegion 0 Buffer Size [1MB]
MemRegion 1 Buffer Size [1MB]

► Pch Thermal Throttling Control

Thermal Throttling Level [Suggested Setting]

DMI Thermal Setting [Suggested Setting]

SATA Thermal Setting [Suggested Setting]

► SB Porting Configuration

DCI enable(HDCIEN)

Enhance Port 80h LPC Decoding

SATA RAID ROM [Legacy ROM]

DCI Auto Detect Enabled [Enabled] **Debug Port Selection** [Legacy UART] **GNSS** [Disabled] PCH LAN Controller [Enabled] LAN PHY Drives LAN WAKE# [Disabled] Sensor Hub Type [None] DeepSx Power Policies [Disabled] LAN Wake From DeepSx [Enabled] Wake on LAN [Enabled] SLP LAN# Low on DC Power [Enabled] K1 off [Enabled] Wake on WLAN Enable [Disabled] Disable DSX ACPRESENT PullDown [Disabled] CLKRUN# Logic [Enabled] Serial IRQ Mode [Continuous] Port 61h Bit-4 Emulation [Enabled] High Precision Timer [Enabled] State After G3 [S5 State] Port 80h Redirection [LPC Bus]

[Enabled]

[Disabled]

Compatible Revision ID [Disabled] **PCH Cross Throttling** [Enabled] Disable Energy Reporting [Disabled] Capsule Reset Type [Capsule S3 Resume] Pcie PII SSC [Auto] IOAPIC 24-119 Entries [Enabled] [Disabled] Unlock PCH P2SB PMC READ DISABLE [Enabled]

3.6 Security Settings

| Aptio Setup Utility – Copyright (C) 2017 American Megatrends, Inc. | | | |
|--|--|-----------------------------|--|
| Main∉ Advanced∉ Chipset | Security Boot | Save & Exite | |
| Password Description⊮ | | Set Administrator Password₽ | |
| | | P | |
| If ONLY the Administrator's pa | ssword is set,⊎ | | |
| Then this only limits access to | Then this only limits access to Setup and is | | |
| Only asked for when entering Setup.√ | | | |
| If ONLY the User's password is set, then this⊬ | | | |
| ls a power on password and n | nust be entered to | →←: Select Screen | |
| ls a power on password and n | nust be entered to | ↑↓ : Select Item⊬ | |
| Boot or enter Setup. In Setup | the User will | Enter: Select⊬ | |
| Have Administrator rights. | | +/الله Charge Opt.ه | |
| The password length must be | | F1 : General Help₽ | |
| In the following range: | | F2: Previous Values | |
| Minimum length 3₽ | | F3:Optimized Defaults₽ | |
| Maximum length 20₽ | | F4:Save and Exite | |
| 4 | | ESC Exit₽ | |
| Administrator Password | | | |
| User Password _€ | | | |
| 4 | | | |
| ► Secure Boot menue | | | |
| Version 2.18.1263. Copyright (C) 2017 American Megatrends , Inc.∞ | | | |

3.6.1 Administrator Password

Create New Password -

3.6.2 User Password




Type the password with up to 20 characters and then press ∢Enter ≽ key. This will clear all previously typed CMOS passwords. You will be requested to confirm the password. Type the password again and press ∢Enter ≽ key. You may press ∢Esc ≽ key to abandon password entry operation.

To clear the password, just press ∢Enter≯ key when password input window pops up. A confirmation message will be shown on the screen as to whether the password will be disabled. You will have direct access to BIOS setup without typing any password after system reboot once the password is disabled.

Once the password feature is used, you will be requested to type the password each time you enter BIOS setup. This will prevent unauthorized persons from changing your system configurations.

Also, the feature is capable of requesting users to enter the password prior to system boot to control unauthorized access to your computer. Users may enable the feature in Security Option of Advanced BIOS Features. If Security Option is set to System, you will be requested to enter the password before system boot and when entering BIOS setup; if Security Option is set to Setup, you will be requested for password for entering BIOS setup.

3.7 Boot Settings



3.8 Save & Exit Settings



Save & Exit Setup save Configuration and exit?

[Yes]

[No]

Discard Changes and Ext

Exit Without Saving Quit without saving?

[Yes]

[No]

Save Changes and Reset

Reset the system affer Saving The changes?

[Yes]

[No]

Discard Changes and Reset

Reset system setup without Saving any changes?

[Yes]

[No]

Save Changes Save Setup done so far to any of the setup options? [Yes] [No] **Discard Changes** Discard Changes done so far to any of the setup options? [Yes] [No] **Restore Defaults** Restore /Load Defaults values for all the setup options? [Yes] [No] Save as user Defaults Save the changes done so far as User Defaults? [Yes] [No] Restore user Defaults Restore the User Defaults to all the setup options? [Yes] [No] **Boot Override** Launch EFI Shell from filesystem device

96

[ok]

WARNING Not Found

Chapter 4 Installation of Drivers

This chapter describes the installation procedures for software and drivers under the windows 8.1 & 10. The software and drivers are included with the motherboard. The contents include Intel H170, Graphics 530 chipset driver, Audio driver, IntelR management engine interface, and DPTF Driver Installation instructions are given below.

Important Note:

After installing your Windows operating system, you must install first the Intel Chipset Software Installation Utility before proceeding with the installation of drivers.



4.1 Intel H170 Chipset

To install the Intel H170 chipset driver, please follow the steps below.


Step 1. Select Intel H170 Chipset from the list




Step 2. Here is welcome page. Please make sure you save and exit all programs before install. Click **Next.**



Step 3. Read the license agreement. Click **Accept** to accept all of the terms of the license agreement.



Step 4. Click **Install** to begin the installation.



99

Step 5. Select **Restart Now** to reboot your computer for the changes to take effect.




4.2 Intel(R) HD Graphics 530 Chipset

To install the Intel(R) HD Graphics 530 Chipset, please follow the steps below.


Step 1. Select Intel(R) HD Graphics 530 Chipset from the list.




Step 2. . Click Next.




Step 3. Choose **automatically run** function and Click **Next** to setup program.




Step 4. Read the license agreement. Click **Yes** to accept all of the terms of the license agreement.




Step 5. Click Next to continue.




Step 6. Here is Intel product improvement program information, you can choose **Accept** or **Decline** by your option and installation will go to next step.



Step 7. Click **Next** to continue the program.



Step 8. Select **Yes, I want to restart this computer now**. Click **Finish** to complete installation.




4.3 Realtek ALC662 HD Audio Driver Installation

To install the Realtek ALC662 HD Audio Driver, please follow the steps below.


Step 1. Select Realtek AL662 HD Audio Driver from the list



Step 2. Click Next to continue.



Step 3. Click **Yes, I want to restart my computer now**. Click **Finish** to complete the installation.




4.4 IntelR Management Engine Interface

To install the IntelR Management Engine Interface, please follow the steps below.

Step 1. Select IntelR Management Engine Interface from the list




Step 2. Select setup language you need. Click **Next** to continue.




Step 3. Choose I accept the terms in the License Agreement and click Next to begin


the installation.



Step 4. Click **Next** to continue.



Step 5. Click **Finish** to complete the installation.




4.5 DPTF Driver

To install the DPTF Driver, please follow the steps below.


Step 1. Select **DPTF Driver** from the list




Step 2. Click Next to continue.




Step 3. Read the license agreement. Choose **Accept** and click **Next** to accept all of the terms of the license agreement.




Step 4. Select destination location by your option and click **Next** to continue.




Step 5. Click **Install** to continue the installing.




Step 6. Click **Finish** to complete the installation and start install Intel DPTF driver for Windows.




Step 7. Click Next to start the installation.




Step 8. Read the license agreement. Click **Yes** to accept all of the terms of the license agreement.



Step 9. Click **Next** to continues.



Step 10. Click **Finish** to complete the installation.



Chapter 5 Touch Screen Installation

This chapter describes how to install drivers and other software that will allow your touch screen work with different operating systems.

5.1Windows 8.1/10 Universal Driver Installation for

PenMount 6000 Series

Before installing the Windows 8.1/10 driver software, you must have the Windows 8.1/10 system installed and running on your computer. You must also have one of the following PenMount 6000 series controller or control boards installed: PM6500, PM6300.

Resistive Touch

If you have an older version of the PenMount Windows 7 driver installed in your system, please remove it first. Follow the steps below to install the PenMount DMC6000 Windows 7 driver.

Step 1. Insert the product CD, the screen below would appear. Click **Touch Panel Driver** from the list.




Step 2. Click **Next** to continue.



Step 4. Read the license agreement. Click **I Agree** to agree the license agreement.




Step 5. Choose the folder in which to install PenMount Windows Universal Driver. Click **Install** to start the installation.



Step 6. Click **Yes** to continue.



Step 7. Click **Finish** to complete installation.



5.2 Software Functions

Resistive Touch

Upon rebooting, the computer automatically finds the new 6000 controller board. The touch screen is connected but not calibrated. Follow the procedures below to carry out calibration.


- 1. After installation, click the PenMount Monitor icon "PM" in the menu bar.
- 2. When the PenMount Control Panel appears, select a device to "Calibrate."

PenMount Control Panel(Resistive Touch)

The functions of the PenMount Control Panel are **Device**, **Multiple Monitors**, **Tools** and **About**, which are explained in the following sections.

Device

In this window, you can find out that how many devices be detected on your system.





Calibrate

This function offers two ways to calibrate your touch screen. 'Standard Calibration' adjusts most touch screens. 'Advanced Calibration' adjusts aging touch screens.


| Standard Calibration | Click this button and arrows appear pointing to red squares. Use your finger or stylus to touch the red squares in sequence. After the fifth red point calibration is complete. To skip, press 'ESC'. |
|----------------------|---|
| Advanced Calibration | Advanced Calibration uses 4, 9, 16 or 25 points to effectively calibrate touch panel linearity of aged touch screens. Click this button and touch the red squares in sequence with a stylus. To skip, press ESC'. |

Step 1. Please select a device then click "Configure". You can also double click the device too.






Step 2.Click "Standard Calibration" to start calibration procedure




NOTE: The older the touch screen, the more Advanced Mode calibration points you need for an accurate calibration. Use a stylus during Advanced Calibration for greater accuracy. Please follow the step as below:

Step 3. Select **Device** to calibrate, then you can start to do **Advanced Calibration**.




NOTE: Recommend to use a stylus during Advanced Calibration for greater accuracy.



| Plot Calibration Data | Check this function and a touch panel linearity |
|-----------------------|---|
| | comparison graph appears when you have finished |
| | Advanced Calibration. The blue lines show linearity |
| | before calibration and black lines show linearity after |
| | calibration. |
| Turn off EEPROM | The function disable for calibration data to write in |
| storage | Controller. The default setting is Enable. |


Setting



| Touch Mode | This mode enables and disables the mouse's ability to drag |
|---------------------|---|
| | on-screen icons – useful for configuring POS terminals. |
| | on-screen icons – userui for configuring POS terminals. |
| | Mouse Emulation – Select this mode and the mouse |
| | functions as normal and allows dragging of icons. |
| | Click on Touch – Select this mode and mouse only provides a |
| | click function, and dragging is disables. |
| Beep Sound | Enable Beep Sound – turns beep function on and off |
| | Beep on Pen Down – beep occurs when pen comes down |
| | Beep on Pen Up – beep occurs when pen is lifted up |
| | Beep on both – beep occurs when comes down and lifted up |
| | Beep Frequency – modifies sound frequency |
| | Beep Duration – modifies sound duration |
| Cursor Stabilizer | Enable the function support to prevent cursor shake. |
| Use press and | You can set the time out and area for you need. |
| hold as right click | |


Edge Compensation

You can use Edge Compensation to calibrate more subtly.



About

This panel displays information about the PenMount controller and driver version.



Multiple Monitors


Multiple Monitors support from two to six touch screen displays for one system. The PenMount drivers for Windows 7/8/8.1 support Multiple Monitors. This function supports from two to six touch screen displays for one system. Each monitor requires its own PenMount touch screen control board, either installed inside the display or in a central unit. The PenMount control boards must be connected to the computer COM ports via the USB interface. Driver installation procedures are the same as for a single monitor. Multiple Monitors support the following modes:

Windows Extends Monitor Function Matrox DualHead Multi-Screen Function nVidia nView Function


NOTE: The Multiple Monitor function is for use with multiple displays only. Do not use this function if you have only one touch screen display. Please note once you turn on this function the rotating function is disabled.

Enable the multiple display function as follows:

1. Check the Enable Multiple Monitor Support box; then click Map Touch Screens to assign touch controllers to displays.



- 2. When the mapping screen message appears, click OK.
- **3.** Touch each screen as it displays "Please touch this monitor". Following this sequence and touching each screen is called **mapping the touch screens.**



- **4.** Touching all screens completes the mapping and the desktop reappears on the monitors.
- **5.** Select a display and execute the "Calibration" function. A message to start calibration appears. Click **OK.**



- **6.** "Touch this screen to start its calibration" appears on one of the screens. Touch the screen.
- **7.** "Touch the red square" messages appear. Touch the red squares in sequence.
- **8.** Continue calibration for each monitor by clicking **Standard Calibration** and touching the red squares.

NOTES:

- 1. If you use a single VGA output for multiple monitors, please do not use the **Multiple Monitor** function. Just follow the regular procedure for calibration on each of your desktop monitors.
- 2. The Rotating function is disabled if you use the Multiple Monitor function.
- 3. If you change the resolution of display or screen address, you have to redo **Map Touch Screens,** so the system understands where the displays are.

About

This panel displays information about the PenMount controller and this driver version.




PenMount Monitor Menu Icon

The PenMount monitor icon (PM) appears in the menu bar of Windows 7/8/8.1 system when you turn on PenMount Monitor in PenMount Utilities.




PenMount Monitor has the following function



| Control Panel | Open Control Panel Windows |
|---------------|--|
| Веер | Setting Beep function for each device |
| Right Button | When you select this function, a mouse icon appears in the right-bottom of the screen. Click this icon to switch between Right and Left Button functions. |
| Exit | Exits the PenMount Monitor function. |

Configuring the Rotate Function

- 1. Install the rotation software package.
- 2. Choose the rotate function (0°, 90°, 180°, 270°) in the 3rd party software. The calibration screen appears automatically. Touch this point and rotation is mapped.



NOTE: The Rotate function is disabled if you use Monitor Mapping